ZHCSL46D March 2020 – June 2021 LM62440-Q1
PRODUCTION DATA
Start-up and shutdown are controlled by the EN input and VIN UVLO. For the device to remain in shutdown mode, apply a voltage below VEN_WAKE (0.4 V) to the EN pin. In shutdown mode, the quiescent current drops to 0.6 µA (typical). At a voltage above VEN_WAKE and below VEN, VCC is active and the SW node is inactive. Once the EN voltage is above VEN, the chip begins to switch normally, provided the input voltage is above 3 V.
The EN pin cannot be left floating. The simplest way to enable the operation is to connect the EN pin to VIN, allowing self-start-up of the LM62440-Q1 when VIN drives the internal VCC above its UVLO level. However, many applications benefit from the employment of an enable divider network as shown in Figure 9-1, which establishes a precision input undervoltage lockout (UVLO). This can be used for sequencing, preventing re-triggering of the device when used with long input cables, or reducing the occurrence of deep discharge of a battery power source. Note that the precision enable threshold, VEN, has a 5% tolerance. Hysteresis must be enough to prevent re-triggering. External logic output of another IC can also be used to drive the EN pin, allowing system power sequencing.
Resistor values can be calculated using Equation 1. See Section 10.2.2.11 for additional information.
where