ZHCSM29A September 2023 – June 2024 LM70840-Q1 , LM70860-Q1 , LM70880-Q1
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
PIN | TYPE(1) | DESCRIPTION | |
---|---|---|---|
NO. | NAME | ||
1 | VIN4 | P | Converter input pins to the drain of the high-side power MOSFET and the VCC regulator (VIN6). Connect to the input supply and the input filter capacitors. The path from the VIN pin to the input capacitors must be as short as possible. |
2 | VIN5 | P | |
3 | VIN6 | P | |
4 | CBOOT | P | High-side driver supply for the bootstrap gate drive. Connect a 47nF bootstrap capacitor between the CBOOT and SW4 pins. If VCC = 8V is selected, add a 1Ω resistor in series with the bootstrap capacitor. |
5 | SW4 | P | Switch pin. Connect a 47nF bootstrap capacitor between the CBOOT and SW4 pins. This pin is internally connected to the switch pins SW1, SW2, and SW3. There is no need to route this pin to the other switch pins on a PCB. |
6 | BIAS | P | Optional input for an external bias supply. If configured for 3.3V fixed VOUT, connect the BIAS pin to an external bias supply from 5V to 30V. If configured for 5V fixed VOUT, connect the BIAS pin to the VOUT node or an external bias supply from 5V to 30V. If configured for 12V fixed or an adjustable VOUT, connect the BIAS pin to the VOUT node or an external bias supply from 10V to 30V. If the output voltage is above 30V and no external supply is used, tie the BIAS pin to GND. |
7 | PG / SYNCOUT | O | Power-Good / Sync Output pin. This pin is an open-collector output that goes low if VOUT is outside of the specified regulation window. PG / SYNCOUT can also be used as a synchronization output to synchronize the internal oscillator of the secondary device to the oscillator of the primary device. |
8 | PFM / SYNCIN | I | PFM / FPWM mode selection and synchronization input pin. Connect the PFM / SYNCIN pin to VDDA to enable diode emulation mode. Connect the PFM / SYNCIN pin to AGND to operate in Forced PWM (FPWM) mode with continuous conduction at light loads. The PFM / SYNCIN pin can also be used as a synchronization input to synchronize the internal oscillator to an external clock. |
9 | EN / UVLO | I | Enable / undervoltage lockout pin. Drive this pin high / low to enable / disable the device. If the enable function is not needed, tie this pin to VIN. Connect an external resistor divider network to set UVLO threshold. |
10 | NC | P | No connect pin. Leave floating or tie to GND. |
11 | ISNS+ | I | Current sense amplifier input. Connect the ISNS+ pin to the inductor side of the external current sense resistor using a low-current Kelvin connection. |
12 | VOUT | I | Output voltage sense and the current sense amplifier input. Connect the VOUT pin to the output side of the respective current sense resistor. |
13 | CONFIG | I | Configuration pin. Connect a resistor to ground to set primary/secondary, spread spectrum enable/disable, or interleaved operation. |
14 | RT | I | Frequency programming pin. A resistor from RT to AGND sets the oscillator frequency between 200kHz and 2.2MHz. |
15 | EXTCOMP | O | External compensation pin. This pin is the output of the transconductance amplifier. If used, connect the compensation network from the EXTCOMP pin to AGND. Connect a 100kΩ resistor between the EXTCOMP and VDDA pins to use the internal compensation. |
16 | FB | I | Feedback pin. Connect a resistor between FB and VDDA to set the output voltage to 3.3V, 5V or 12V. Connect a resistor divider network from VOUT to FB to set the output voltage level between 0.8V to 55V. The voltage reference setpoint is 0.8V. |
17 | AGND | G | Analog ground pin. Ground return for the internal voltage reference and analog circuits. |
18 | VDDA | P | Internal analog bias regulator output pin. Connect a 0.1μF ceramic decoupling capacitor from VDDA to AGND as close as possible to the pins. |
19 | VCC | P | VCC bias supply pin. Connect a 4.7μF ceramic capacitors between VCC and PGND as close as possible to the pins. |
20 | SW1 | P | Switch pins. These pins form a switching node that is internally connected to the source terminal of the buck switch (high-side MOSFET) and the drain terminal of the synchronous rectifier (low-side MOSFET). Connect to the buck inductor. |
21 | SW2 | P | |
22 | SW3 | P | |
23 | PGND1 | G | Power ground pins. These pins form a power ground node for the low-side MOSFET. Connect to the system ground on a PCB. Path to CIN must be as short as possible. |
24 | PGND2 | G | |
25 | PGND3 | G | |
26 | PGND4 | G | |
27 | VIN1 | P | Converter input pins to the drain of the high-side power MOSFET. Connect to the input supply and the input filter capacitors. The path from the VIN pin to the input capacitors must be as short as possible. |
28 | VIN2 | P | |
29 | VIN3 | P | |
30 | PGND | G | Controller power ground pin. Connect to the system ground using multiple vias. |