The performance of any switching converter depends as much upon the layout of the PCB as the component selection. The following guidelines will help the user design a circuit with maximum rejection of outside EMI and minimum generation of unwanted EMI.

1. Place ceramic high frequency bypass C_IN as close as possible to the LM76005-Q1 PVIN and PGND pins. Grounding for both the input and output capacitors must consist of localized top-side planes that connect to the PGND pins and PAD.
2. Place bypass capacitors for VCC and BIAS close to the pins and ground the bypass capacitors to device ground.
3. Minimize trace length to the FB pin. Both feedback resistors, R_FBT and R_FBB, must be located close to the FB pin. Place C_FF directly in parallel with R_FBT. If V_OUT accuracy at the load is important, make sure V_OUT sense is made at the load. Route the V_OUT sense path away from noisy nodes and preferably through a layer on the other side of a shielding layer.
4. Use ground plane in one of the middle layers as noise shielding and heat dissipation path. Have a single point ground connection to the plane. Route the ground connections for the feedback, soft start, and enable components to the ground plane. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior.
5. Make V_IN, V_OUT and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
6. Provide adequate device heat-sinking. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.