SNOSDJ1A July 2024 – October 2024 LMG2100R026
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5V (typical). This clamp prevents the gate voltage from exceeding the maximum gate-source voltage rating of the enhancement-mode GaN FETs.