ZHCSJF9A March 2019 – June 2019 LMG3410R150 , LMG3411R150
ADVANCE INFORMATION for pre-production products; subject to change without notice.
PIN | I/O(1) | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
BBSW | 28 | P | Internal buck-boost converter switch pin. Connect an inductor from this point to source |
DRAIN | 1-11 | P | Power transistor drain |
FAULT | 32 | O | Fault output, push-pull, active low |
IN | 31 | I | CMOS-compatible non-inverting gate drive input |
LDO5V | 25 | P | 5-V LDO output for external digital isolator. |
LPM | 29 | I | Enables low-power-mode by connecting the pin to source |
SOURCE | 12-16, 18-24 | P | Power transistor source, die-attach pad, thermal sink, signal ground reference |
RDRV | 30 | I | Drive strength selection pin. Connect a resistor from this pin to ground to set the turn-on drive strength to control slew rate, |
VDD | 27 | P | 12-V power input, relative to source. Supplies 5-V rail and gate drive supply. |
VNEG | 26 | P | Negative supply output, bypass to source with 1-µF capacitor |
NC | 17 | — | Not connected, connect to source or leave floating. |
PAD | — | P | Thermal Pad, tie to source with multiple vias. |