ZHCSIC8B April 2016 – June 2018 LMH0324
PRODUCTION DATA.
请参考 PDF 数据表获取器件具体的封装图。
If MODE_SEL = L, the LMH0324 is in SMBus mode. In SMBus mode, Pins 10 and 21 are configured as SDA and SCL. Pins 7 and 20 act as 4-level address straps for ADDR0 and ADDR1 at power up to determine the 7-bit slave address of the LMH0324, as shown in Table 6.
ADDR0
(LEVEL) |
ADDR1
(LEVEL) |
7-BIT SLAVE
ADDRESS [HEX] |
8-BIT WRITE
COMMAND [HEX] |
---|---|---|---|
L | L | 1D | 3A |
L | R | 1E | 3C |
L | F | 1F | 3E |
L | H | 20 | 40 |
R | L | 21 | 42 |
R | R | 22 | 44 |
R | F | 23 | 46 |
R | H | 24 | 48 |
F | L | 25 | 4A |
F | R | 26 | 4C |
F | F | 27 | 4E |
F | H | 28 | 50 |
H | L | 29 | 52 |
H | R | 2A | 54 |
H | F | 2B | 56 |
H | H | 2C | 58 |