ZHCSDJ6E February 2015 – June 2018 LMH1218
PRODUCTION DATA.
For SPI writes, the R/W bit is 0. SPI write transactions are 17 bits per device, and the command is executed on the rising edge of SS_N, as shown in Figure 15. The SPI transaction always starts on the rising edge of the clock.
0 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
The signal timing for a SPI Write transaction is shown in Figure 16. The “prime” values on MISO (for example, A7‟) reflect the contents of the shift register from the previous SPI transaction, and are a "don’t-care" for the current transaction.