ZHCSMW3A December   2020  – November 2021 LMH32404-Q1

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Electrical Characteristics: Logic Threshold and Switching Characteristics
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Clamping and Input Protection
      2. 7.3.2 ESD Protection
      3. 7.3.3 Differential Output Stage
    4. 7.4 Device Functional Modes
      1. 7.4.1 Ambient Light Cancellation (ALC) Mode
      2. 7.4.2 Channel Multiplexer Mode
      3. 7.4.3 Low-Power Mode
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Standard TIA Application
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
      2. 8.2.2 Increase Channel Density for Optical Front-End Systems
        1. 8.2.2.1 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 支持资源
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 术语表
  12. 12Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5 Pin Configuration and Functions

GUID-20201020-CA0I-0ZQR-ZRMR-B5HVKSWD64KR-low.gif Figure 5-1 RHF Package, 28-Pin VQFN, Top View
Table 5-1 Pin Functions
PIN I/O DESCRIPTION
NAME NO.
EN 9 I Device enable pin. EN = logic low = normal operation (default); EN = logic high = low power mode.(1)
GND 11,26 I Amplifier ground.
IDC_EN 28 I Ambient light cancellation loop enable. IDC_EN = logic low = enable DC cancellation (default); IDC_EN = logic high = disable DC cancellation.(1)
IN1 1 I Transimpedance amplifier input - Channel 1.
IN2 3 I Transimpedance amplifier input - Channel 2.
IN3 6 I Transimpedance amplifier input - Channel 3.
IN4 8 I Transimpedance amplifier input - Channel 4.
M1 25 I Select Channel 1. M1 = logic high = Channel 1 operational and output switches closed. M1 = logic low (default) = Channel 1 in standby power mode and output switches open. (1)
M2 24 I Select Channel 2. M2 = logic high = Channel 2 operational and output switches closed. M2 = logic low (default) = Channel 2 in standby power mode and output switches open. (1)
M3 13 I Select Channel 3. M3 = logic high = Channel 3 operational and output switches closed. M3 = logic low (default) = Channel 3 in standby power mode and output switches open. (1)
M4 12 I Select Channel 4. M4 = logic high = Channel 4 operational and output switches closed. M4 = logic low (default) = Channel 4 in standby power mode and output switches open. (1)
OUT1– 22 O Channel 1 inverting amplifier output. When light is incident on the photodiode the output pin transitions in a negative direction from the no light condition.
OUT1+ 21 O Channel 1 noninverting amplifier output. When light is incident on the photodiode the output pin transitions in a positive direction from the no light condition.
OUT2– 20 O Channel 2 inverting amplifier output. When light is incident on the photodiode the output pin transitions in a negative direction from the no light condition.
OUT2+ 19 O Channel 2 noninverting amplifier output. When light is incident on the photodiode the output pin transitions in a positive direction from the no light condition.
OUT3– 18 O Channel 3 inverting amplifier output. When light is incident on the photodiode the output pin transitions in a negative direction from the no light condition.
OUT3+ 17 O Channel 3 noninverting amplifier output. When light is incident on the photodiode the output pin transitions in a positive direction from the no light condition.
OUT4– 16 O Channel 4 inverting amplifier output. When light is incident on the photodiode the output pin transitions in a negative direction from the no light condition.
OUT4+ 15 O Channel 4 noninverting amplifier output. When light is incident on the photodiode the output pin transitions in a positive direction from the no light condition.
VDD1 2, 4, 5, 7 I Positive power supply for the transimpedance amplifier stage. Each pin should be tied to the same power supply with independent power-supply bypassing.
VDD2 14,23 I Positive power supply for the differential amplifier stage. Tie VDD1 and VDD2 to the same power supply with independent power-supply bypassing.
VOCM 27 I Differential amplifier common-mode output control.
VOD 10 I Differential amplifier differential output offset control.
Thermal pad — Connect the thermal pad to the same potential as pin 11 and 26 (GND).
(1) TI recommends driving a digital pin with a low-impedance source rather than leaving the pin floating because fast-moving transients can couple into the pin and inadvertently change the logic level.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |