ZHCSCW7D October 2014 – February 2018 LMH5401
PRODUCTION DATA.
With a GBP of 8 GHz, layout for the LMH5401 is critical and nothing can be neglected. To simplify board design, the LMH5401 has on-chip resistors that reduce the effect of off-chip capacitance. For this reason, TI does not recommend cutting the ground layer below the LMH5401. The recommendation to not cut the ground plane under the amplifier input and output pins is different than many other high-speed amplifiers, but parasitic inductance is more harmful to the LMH5401 performance than parasitic capacitance. By leaving the ground layer under the device intact, parasitic inductance of the output and power traces is minimized. The DUT portion of the evaluation board layout is shown in Figure 78 and Figure 79.
The EVM uses long-edge capacitors for the decoupling capacitors, which reduces series resistance and increases the resonant frequency. Vias are also placed to the power planes before the bypass capacitors. Although not evident in the top layer, two vias are used at the capacitor in addition to the two vias underneath the device.
The output matching resistors are 0402 size and are placed very close to the amplifier output pins, which reduces parasitic inductance and capacitance. The use of 0603 output matching resistors produces a measurable decrease in bandwidth.
When the signal is on a 50-Ω controlled impedance transmission line, the layout then becomes much less critical. The transition from the 50-Ω transmission line to the amplifier pins is the most critical area.
The CM pin requires a bypass capacitor. Place this capacitor near the device. See LMH5401EVM Evaluation Module for more details on board layout and design.