ZHCSCY6A June 2014 – July 2014 LMK00804B
PRODUCTION DATA.
TERMINAL | TYPE(1) | DESCRIPTION | |
---|---|---|---|
NAME | NUMBER | ||
GND | 1, 9, 13 | G | Power supply ground |
OE | 2 | I, RPU | Output enable input. 0 = Outputs in Hi-Z state 1 = Outputs in active state |
VDD | 3 | P | Power supply terminal |
CLK_EN | 4 | I, RPU | Synchronous clock enable input. 0 = Outputs are forced to logic low state 1 = Outputs are enabled with LVCMOS/LVTT levels |
CLK | 5 | I, RPD | Non-inverting differential clock input 0. |
nCLK | 6 | I, RPD/RPU | Inverting differential clock input 0. Internally biased to VDD/2 when left floating |
CLK_SEL | 7 | I, RPU | Clock select input. 0 = Select LVCMOS_CLK 1 = Select CLK, nCLK |
LVCMOS_CLK | 8 | I, RPD | Single-ended clock input. Accepts LVCMOS/LVTTL levels. |
Q3, Q2, Q1, Q0 | 10, 12, 14, 16 | O | Single-ended clock outputs with LVCMOS/LVTTL levels, 7Ω output impedance |
VDDO | 11, 15 | P | Output supply terminals |