ZHCSO29 July 2021 LP5890
PRODUCTION DATA
The LP5890 has an internal frequency multiplier to generate the GCLK by SCLK. The GCLK frequency can be configured by FREQ_MOD (for more details, see FC0) and FREQ_MUL (for more details, see FC0) from 40 MHz to 160 MHz. As Figure 8-4 shows, if the GCLK frequency is not higher than 80 MHz, the GCLK_MOD is set to 0 to disable the bypass switch (enable the ½ divider), while the GCLK frequency is higher than 80 MHz, the GCLK_MOD is set to 1 to enable the bypass switch (disable the ½ divider).