ZHCSEY5D December 2015 – November 2016 LP5912
PRODUCTION DATA.
- 1 特性
- 2 应用
- 3 说明
- 4 修订历史记录
- 5 Voltage Options
- 6 Pin Configuration and Functions
- 7 Specifications
- 8 Detailed Description
- 9 Applications and Implementation
- 10Power Supply Recommendations
- 11Layout
- 12器件和文档支持
- 13机械、封装和可订购信息
11 Layout
11.1 Layout Guidelines
The dynamic performance of the LP5912 is dependant on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the LP5912.
Best performance is achieved by placing CIN and COUT on the same side of the PCB as the LP5912, and as close to the package as is practical. The ground connections for CIN and COUT must be back to the LP5912 ground pin using as wide and as short of a copper trace as is practical.
Connections using long trace lengths, narrow trace widths, or connections through vias must be avoided. Such connections add parasitic inductances and resistance that result in inferior performance especially during transient conditions.
11.2 Layout Example
Figure 57. LP5912 Typical Layout