ZHCSH29B April 2017 – December 2018 LP87524B-Q1 , LP87524J-Q1 , LP87524P-Q1
PRODUCTION DATA.
Address: 0x21
D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
Reserved | Reserved | SYNC_CLK
_MASK |
Reserved | TDIE_WARN
_MASK |
Reserved | I_LOAD_
READY_MASK |
Bits | Field | Type | Default | Description |
---|---|---|---|---|
7 | Reserved | R/W | 1 * | |
6:5 | Reserved | R/W | 0x0 | |
4 | SYNC_CLK
_MASK |
R/W | 0 * | Masking for external clock detection interrupt (NO_SYNC_CLK in INT_TOP1 register):
0 - Interrupt generated 1 - Interrupt not generated |
3 | Reserved | R/W | 0 | |
2 | TDIE_WARN
_MASK |
R/W | 0 * | Masking for thermal warning interrupt (TDIE_WARN in INT_TOP1 register):
0 - Interrupt generated 1 - Interrupt not generated This bit does not affect TDIE_WARN_STAT status bit in TOP_STAT register. |
1 | Reserved | R/W | 0 | |
0 | I_LOAD_
READY_MASK |
R/W | 1 * | Masking for load current measurement ready interrupt (I_LOAD_READY in INT_TOP register).
0 - Interrupt generated 1 - Interrupt not generated |