ZHCSJ52A December 2019 – August 2021 LP875701-Q1
PRODUCTION DATA
The digital signals have a debounce filtering. The signal/supply is sampled with a clock signal and a counter. This results as an accuracy of one clock period for the debounce window.
EVENT | SIGNAL/SUPPLY | RISING EDGE DEBOUNCE TIME | FALLING EDGE DEBOUNCE TIME |
---|---|---|---|
Enable and disable for BUCKx | EN1 | 3 µs (1) | 3 µs (1) |
Enable and disable for BUCKx | EN2 | 3 µs (1) | 3 µs (1) |
Enable and disable for BUCKx | EN3 | 3 µs (1) | 3 µs (1) |
VANA UVLO | VANA | 20 µs (VANA voltage rising) | Immediate (VANA voltage falling) |
VANA overvoltage | VANA | 20 µs (VANA voltage rising) | 20 µs (VANA voltage falling) |
Thermal warning | TDIE_WARN | 20 µs | 20 µs |
Thermal shutdown | TDIE_SD | 20 µs | 20 µs |
Current limit | VOUTx_ILIM | 20 µs | 20 µs |
Overload | FB_B0, FB_B1, FB_B2, FB_F3 | 1 ms | 20 µs |
Power-good interrupt | FB_B0, FB_B1, FB_B2, FB_F3 | 20 µs | 20 µs |
PGOOD pin (voltage monitoring) | PGOOD / FB_B0, FB_B1, FB_B2, FB_F3 | 4-8 µs (start-up debounce time during start-up) | 4 to 8 µs |
PGOOD pin (current monitoring) | PGOOD | 20 µs | 20 µs |