ZHCSLV4 December 2020 LP875761-Q1
PRODUCTION DATA
Address: 0x02
D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
EN_BUCK0 | EN_PIN_CTRL0 | BUCK0_EN_PIN_SELECT[1:0] | Reserved | EN_RDIS0 | Reserved | Reserved |
Bits | Field | Type | Default | Description |
---|---|---|---|---|
7 | EN_BUCK0 | R/W | X | This bit enables the BUCK0 regulator 0h = BUCK0 regulator is disabled 1h = BUCK0 regulator is enabled |
6 | EN_PIN_CTRL0 | R/W | X | This bit enables the EN1, EN2, EN3 pin
control for the BUCK0 regulator 0h = Only the EN_BUCK0 bit controls the BUCK0 regulator 1h = EN_BUCK0 bit AND ENx pin control the BUCK0 regulator |
5:4 | BUCK0_EN_PIN_SELECT[1:0] | R/W | X | This bit enables the EN1, EN2, EN3 pin
control for the BUCK0 regulator 0h = EN_BUCK0 bit AND EN1 pin control BUCK0 1h = EN_BUCK0 bit AND EN2 pin control BUCK0 2h = EN_BUCK0 bit AND EN3 pin control BUCK0 3h = Reserved |
3 | Reserved | R/W | 0h | Reserved, do not use |
2 | EN_RDIS0 | R/W | 1h | This bit enables the output of the
discharge resistor when the BUCK0 regulator is disabled 0h = Discharge resistor disabled 1h = Discharge resistor enabled |
1 | Reserved | R/W | X | Reserved, do not use |
0 | Reserved | R/W | X | Reserved, do not use |