ZHCSLV4 December 2020 LP875761-Q1
PRODUCTION DATA
Address: 0x18
D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
Reserved | SW_RESET |
Bits | Field | Type | Default | Description |
---|---|---|---|---|
7:1 | Reserved | R/W | 0h | |
0 | SW_RESET | R/W | 0h | Software commanded reset. When this bit is written to 1h, the registers are reset to the default values, OTP memory is read, and the I2C interface is reset. The bit is automatically cleared. |