SNVSBP2 February 2020 LP8758-E3
PRODUCTION DATA.
The LP8758-E3 is capable of providing three levels of protection features:
When a fault is detected, it is indicated by a INT_TOP.RESET_REG interrupt flag after next start-up.
EVENT | RESULT | INTERRUPT REGISTER AND BIT | INTERRUPT MASK | STATUS BIT | RECOVERY / INTERRUPT CLEAR |
---|---|---|---|---|---|
Current limit triggered (20 µs debounce) | No effect | INT_TOP.INT_BUCKx = 1
INT_BUCKx.BUCKx_ILIM_INT = 1 |
BUCKx_MASK.BUCKx_ILIM_MASK | BUCKx_STAT.BUCKx_ILIM_STAT | Write 1 to INT_BUCKx.BUCKx_ILIM_INT bit
Interrupt is not cleared if current limit is active |
Short circuit (VOUT < 0.35 V at 1 ms after enable) or overload (VOUT decreasing below 0.35 V during operation, 1 ms debounce) | Converter core disable | INT_TOP.INT_BUCKx = 1
INT_BUCK_0_1.BUCKx_SC_INT = 1 or INT_BUCK_2_3.BUCKx_SC_INT = 1 |
N/A | N/A | Write 1 to INT_BUCK_0_1.BUCKx_SC_INT or
to INT_BUCK_2_3.BUCKx_SC_INTbit |
Thermal Warning | No effect | INT_TOP.TDIE_WARN = 1 | TOP_MASK.TDIE_WARN_MASK | TOP_STAT.TDIE_WARN_STAT | Write 1 to INT_TOP.TDIE_WARN bit
Interrupt is not cleared if temperature is above thermal warning level |
Thermal Shutdown | All converter cores disabled | INT_TOP.TDIE_SD = 1 | N/A | TOP_STAT.TDIE_SD_STAT | Write 1 to INT_TOP.TDIE_SD bit
Interrupt is not cleared if temperature is above thermal shutdown level |
Powergood, output voltage reaches the programmed value | No effect | INT_TOP.INT_BUCKx = 1
INT_BUCK_0_1.BUCKx_PG_INT = 1 or INT_BUCK_2_3.BUCKx_PG_INT = 1 |
BUCK_0_1_MASK.BUCKx_PG_MASK
BUCK_2_3_MASK.BUCKx_PG_MASK |
BUCK_0_1_STAT.BUCKx_PG_STAT
BUCK_2_3_STAT.BUCKx_PG_STAT |
Write 1 to INT_BUCK_0_1.BUCKx_PG_INT bit
or to INT_BUCK_2_3.BUCKx_PG_INT bit |
Load current measurement ready | No effect | INT_TOP.I_LOAD_READY = 1 | TOP_MASK.I_LOAD_READY_MASK | N/A | Write 1 to INT_TOP.I_LOAD_READY bit |
Start-up (NRST rising edge) | Device ready for operation, registers reset to default values | INT_TOP.RESET_REG = 1 | TOP_MASK.RESET_REG_MASK | N/A | Write 1 to INT_TOP.RESET_REG bit |
Glitch on supply voltage and UVLO triggered (VANA falling and rising) | Immediate shutdown followed by powerup, registers reset to default values | INT_TOP.RESET_REG = 1 | TOP_MASK.RESET_REG_MASK | N/A | Write 1 to INT_TOP.RESET_REG bit |
Software requested reset | Immediate shutdown followed by powerup, registers reset to default values | INT_TOP.RESET_REG = 1 | TOP_MASK.RESET_REG_MASK | N/A | Write 1 to INT_TOP.RESET_REG bit |