ZHCSNP1A March 2021 – October 2021 MCT8316Z
PRODUCTION DATA
After a motor lock event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and MTR_LOCK bits are latched high in the SPI registers. Normal operation starts again automatically (driver operation and the nFAULT pin is released) after the tMTR_LOCK_RETRY time elapses. The FAULT and MTR_LOCK bits stay latched until the tMTR_LOCK_RETRY period expires.