ZHCSNP1A March 2021 – October 2021 MCT8316Z
PRODUCTION DATA
The MCT8316Z family of devices is protected against VM undervoltage, charge pump undervoltage, and overcurrent events. Table 8-8 summarizes various faults details.
FAULT | CONDITION | CONFIGURATION | REPORT | H-BRIDGE | LOGIC | RECOVERY |
---|---|---|---|---|---|---|
VM undervoltage (NPOR) | VVM < VUVLO | — | — | Hi-Z | Disabled | Automatic: VVM > VUVLO_R CLR_FLT, nSLEEP Reset Pulse (NPOR bit) |
AVDD undervoltage (NPOR) | VAVDD < VAVDD_UV | — | — | Hi-Z | Disabled | Automatic: VAVDD > VAVDD_UV_R CLR_FLT, nSLEEP Reset Pulse (NPOR bit) |
Buck undervoltage (BUCK_UV) | VFB_BK < VBK_UV | — | nFAULT | Active | Active | Automatic: VFB_BK > VBUCK_UV_R CLR_FLT, nSLEEP Reset Pulse (BUCK_UV bit) |
Charge pump undervoltage (VCP_UV) | VCP < VCPUV | — | nFAULT | Hi-Z | Active | Automatic: VVCP > VCPUV CLR_FLT, nSLEEP Reset Pulse (VCP_UV bit) |
OverVoltage Protection (OVP) | VVM > VOVP | OVP_EN = 0b | None | Active | Active | No action (OVP Disabled) |
OVP_EN = 1b | FAULT | Hi-Z | Active | Automatic: VVM < VOVP CLR_FLT, nSLEEP Reset Pulse (OVP bit) | ||
Overcurrent Protection (OCP) | IPHASE > IOCP | OCP_MODE = 00b | nFAULT | Hi-Z | Active | Latched: CLR_FLT, nSLEEP Reset Pulse (OCP bits) |
OCP_MODE = 01b | nFAULT | Hi-Z | Active | Retry: tRETRY | ||
OCP_MODE = 10b | nFAULT | Active | Active | Automatic: CLR_FLT, nSLEEP Reset Pulse (OCP bits) | ||
OCP_MODE = 11b | None | Active | Active | No action | ||
Buck Overcurrent Protection (BUCK_OCP) | IBK > IBK_OC | — | nFAULT | Active | Active | Retry: tRETRY |
SPI Error (SPI_FLT) | SCLK fault and ADDR fault | SPI_FLT_REP = 0b | nFAULT | Active | Active | Automatic: CLR_FLT, nSLEEP Reset Pulse (SPI_FLT bit) |
SPI_FLT_REP = 1b | None | Active | Active | No action | ||
OTP Error (OTP_ERR) | OTP reading is erroneous | — | nFAULT | Hi-Z | Active | Latched: Power Cycle, nSLEEP Reset Pulse |
Motor Lock (MTR_LOCK) | No Hall Signals > tMTR_LOCK_TDET | MTR_LOCK_MODE = 00b | nFAULT | Hi-Z | Active | Latched: CLR_FLT, nSLEEP Pulse (MTR_LOCK bit) |
MTR_LOCK_MODE = 01b | nFAULT | Hi-Z | Active | Retry: tMTR_LOCK_RETRY | ||
MTR_LOCK_MODE = 10b | nFAULT | Active | Active | Automatic: CLR_FLT, nSLEEP Reset Pulse (OCP bits) | ||
MTR_LOCK_MODE = 11b | None | Active | Active | No action | ||
Thermal warning (OTW) | TJ > TOTW | OTW_REP = 0b | None | Active | Active | No action |
OTW_REP = 1b | nFAULT | Active | Active | Automatic: TJ < TOTW – THYS CLR_FLT, nSLEEP Pulse (OTW bit) | ||
Thermal shutdown (OTSD) | TJ > TOTSD | — | nFAULT | Hi-Z | Active | Automatic: TJ < TOTSD – THYS CLR_FLT, nSLEEP Pulse (OTS bit) |