ZHCS136B November 2010 – June 2018 MSP430AFE221 , MSP430AFE222 , MSP430AFE223 , MSP430AFE231 , MSP430AFE232 , MSP430AFE233 , MSP430AFE251 , MSP430AFE252 , MSP430AFE253
PRODUCTION DATA.
Table 6-10 lists the peripheral registers with word access. Table 6-11 lists the peripheral registers with byte access. Some registers are included in both tables.
PERIPHERAL | REGISTER NAME | ACRONYM | ADDRESS |
---|---|---|---|
Timer_A3 | Capture/compare register 2 | TACCR2 | 0176h |
Capture/compare register 1 | TACCR1 | 0174h | |
Capture/compare register 0 | TACCR0 | 0172h | |
Timer_A register | TAR | 0170h | |
Capture/compare control 2 | TACCTL2 | 0166h | |
Capture/compare control 1 | TACCTL1 | 0164h | |
Capture/compare control 0 | TACCTL0 | 0162h | |
Timer_A control | TACTL | 0160h | |
Timer_A interrupt vector | TAIV | 012Eh | |
Hardware Multiplier | Sum extend | SUMEXT | 013Eh |
Result high word | RESHI | 013Ch | |
Result low word | RESLO | 013Ah | |
Second operand | OP2 | 0138h | |
Multiply signed + accumulate/operand 1 | MACS | 0136h | |
Multiply + accumulate/operand 1 | MAC | 0134h | |
Multiply signed/operand 1 | MPYS | 0132h | |
Multiply unsigned/operand 1 | MPY | 0130h | |
Flash Memory | Flash control 3 | FCTL3 | 012Ch |
Flash control 2 | FCTL2 | 012Ah | |
Flash control 1 | FCTL1 | 0128h | |
Watchdog Timer+ | Watchdog/timer control | WDTCTL | 0120h |
SD24_A (also see Table 6-11) | General Control | SD24CTL | 0100h |
Channel 0 Control | SD24CCTL0 | 0102h | |
Channel 1Control | SD24CCTL1 | 0104h | |
Channel 2 Control | SD24CCTL2 | 0106h | |
Channel 0 conversion memory | SD24MEM0 | 0110h | |
Channel 1 conversion memory | SD24MEM1 | 0112h | |
Channel 2 conversion memory | SD24MEM2 | 0114h | |
SD24 Interrupt vector word register | SD24IV | 01AEh |
PERIPHERAL | REGISTER NAME | ACRONYM | ADDRESS |
---|---|---|---|
SD24_A (also see Table 6-10) | Channel 0 Input Control | SD24INCTL0 | 00B0h |
Channel 1 Input Control | SD24INCTL1 | 00B1h | |
Channel 2 Input Control | SD24INCTL2 | 00B2h | |
Channel 0 Preload | SD24PRE0 | 00B8h | |
Channel 1 Preload | SD24PRE1 | 00B9h | |
Channel 2 Preload | SD24PRE2 | 00BAh | |
Reserved (Internal SD24_A Configuration 1) | SD24CONF1 | 00BFh | |
USART0 | Transmit buffer | U0TXBUF | 0077h |
Receive buffer | U0RXBUF | 0076h | |
Baud rate | U0BR1 | 0075h | |
Baud rate | U0BR0 | 0074h | |
Modulation control | U0MCTL | 0073h | |
Receive control | U0RCTL | 0072h | |
Transmit control | U0TCTL | 0071h | |
USART control | U0CTL | 0070h | |
Basic Clock System+ | Basic clock system control 3 | BCSCTL3 | 0053h |
Basic clock system control 2 | BCSCTL2 | 0058h | |
Basic clock system control 1 | BCSCTL1 | 0057h | |
DCO clock frequency control | DCOCTL | 0056h | |
Brownout, SVS | SVS control register (reset by brownout signal) | SVSCTL | 0055h |
Port P2 | Port P2 selection 2 | P2SEL2 | 0042h |
Port P2 resistor enable | P2REN | 002Fh | |
Port P2 selection | P2SEL | 002Eh | |
Port P2 interrupt enable | P2IE | 002Dh | |
Port P2 interrupt edge select | P2IES | 002Ch | |
Port P2 interrupt flag | P2IFG | 002Bh | |
Port P2 direction | P2DIR | 002Ah | |
Port P2 output | P2OUT | 0029h | |
Port P2 input | P2IN | 0028h | |
Port P1 | Port P1 selection 2 register | P1SEL2 | 0041h |
Port P1 resistor enable | P1REN | 0027h | |
Port P1 selection | P1SEL | 0026h | |
Port P1 interrupt enable | P1IE | 0025h | |
Port P1 interrupt edge select | P1IES | 0024h | |
Port P1 interrupt flag | P1IFG | 0023h | |
Port P1 direction | P1DIR | 0022h | |
Port P1 output | P1OUT | 0021h | |
Port P1 input | P1IN | 0020h | |
Special Function | SFR module enable 2 | ME2 | 0005h |
SFR module enable 1 | ME1 | 0004h | |
SFR interrupt flag 2 | IFG2 | 0003h | |
SFR interrupt flag 1 | IFG1 | 0002h | |
SFR interrupt enable 2 | IE2 | 0001h | |
SFR interrupt enable 1 | IE1 | 0000h |