ZHCS897K July 2009 – September 2018 MSP430F5500 , MSP430F5501 , MSP430F5502 , MSP430F5503 , MSP430F5504 , MSP430F5505 , MSP430F5506 , MSP430F5507 , MSP430F5508 , MSP430F5509 , MSP430F5510
PRODUCTION DATA.
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
VCC | Supply voltage during program execution and flash programming(AVCC = DVCC)(1)(5) | PMMCOREVx = 0 | 1.8 | 3.6 | V | |
PMMCOREVx = 0, 1 | 2.0 | 3.6 | ||||
PMMCOREVx = 0, 1, 2 | 2.2 | 3.6 | ||||
PMMCOREVx = 0, 1, 2, 3 | 2.4 | 3.6 | ||||
VCC,USB | Supply voltage during USB operation, USB PLL disabled,
USB_EN = 1, UPLLEN = 0 |
PMMCOREVx = 0 | 1.8 | 3.6 | V | |
PMMCOREVx = 0, 1 | 2.0 | 3.6 | ||||
PMMCOREVx = 0, 1, 2 | 2.2 | 3.6 | ||||
PMMCOREVx = 0, 1, 2, 3 | 2.4 | 3.6 | ||||
Supply voltage during USB operation, USB PLL enabled(4),
USB_EN = 1, UPLLEN = 1 |
PMMCOREVx = 2 | 2.2 | 3.6 | |||
PMMCOREVx = 2, 3 | 2.4 | 3.6 | ||||
VSS | Supply voltage (AVSS = DVSS1 = DVSS2 = DVSS) | 0 | V | |||
TA | Operating free-air temperature | I version | –40 | 85 | °C | |
TJ | Operating junction temperature | I version | –40 | 85 | °C | |
CVCORE | Capacitor at VCORE(2) | 470 | nF | |||
CDVCC/ CVCORE | Capacitor ratio of DVCC to VCORE | 10 | ||||
fSYSTEM | Processor frequency (maximum MCLK frequency)(3) (see Figure 5-1) | PMMCOREVx = 0,
1.8 V ≤ VCC ≤ 3.6 V (default condition) |
0 | 8.0 | MHz | |
PMMCOREVx = 1,
2.0 V ≤ VCC ≤ 3.6 V |
0 | 12.0 | ||||
PMMCOREVx = 2,
2.2 V ≤ VCC ≤ 3.6 V |
0 | 20.0 | ||||
PMMCOREVx = 3,
2.4 V ≤ VCC ≤ 3.6 V |
0 | 25.0 | ||||
fSYSTEM_USB | Minimum processor frequency for USB operation | 1.5 | MHz | |||
USB_wait | Wait state cycles during USB operation | 16 | cycles |