ZHCSIR7N March   2009  – September 2018 MSP430F5513 , MSP430F5514 , MSP430F5515 , MSP430F5517 , MSP430F5519 , MSP430F5521 , MSP430F5522 , MSP430F5524 , MSP430F5525 , MSP430F5526 , MSP430F5527 , MSP430F5528 , MSP430F5529

PRODUCTION DATA.  

  1. 1器件概述
    1. 1.1 特性
    2. 1.2 应用范围
    3. 1.3 说明
    4. 1.4 功能方框图
  2. 2修订历史记录
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagrams
    2. 4.2 Signal Descriptions
      1. Table 4-1 Terminal Functions
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Active Mode Supply Current Into VCC Excluding External Current
    5. 5.5  Low-Power Mode Supply Currents (Into VCC) Excluding External Current
    6. 5.6  Thermal Resistance Characteristics
    7. 5.7  Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)
    8. 5.8  Inputs – Ports P1 and P2 (P1.0 to P1.7, P2.0 to P2.7)
    9. 5.9  Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)
    10. 5.10 Outputs – General-Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)
    11. 5.11 Outputs – General-Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)
    12. 5.12 Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7, P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)
    13. 5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)
    14. 5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)
    15. 5.15 Crystal Oscillator, XT1, Low-Frequency Mode
    16. 5.16 Crystal Oscillator, XT2
    17. 5.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
    18. 5.18 Internal Reference, Low-Frequency Oscillator (REFO)
    19. 5.19 DCO Frequency
    20. 5.20 PMM, Brownout Reset (BOR)
    21. 5.21 PMM, Core Voltage
    22. 5.22 PMM, SVS High Side
    23. 5.23 PMM, SVM High Side
    24. 5.24 PMM, SVS Low Side
    25. 5.25 PMM, SVM Low Side
    26. 5.26 Wake-up Times From Low-Power Modes and Reset
    27. 5.27 Timer_A
    28. 5.28 Timer_B
    29. 5.29 USCI (UART Mode) Clock Frequency
    30. 5.30 USCI (UART Mode)
    31. 5.31 USCI (SPI Master Mode) Clock Frequency
    32. 5.32 USCI (SPI Master Mode)
    33. 5.33 USCI (SPI Slave Mode)
    34. 5.34 USCI (I2C Mode)
    35. 5.35 12-Bit ADC, Power Supply and Input Range Conditions
    36. 5.36 12-Bit ADC, Timing Parameters
    37. 5.37 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage
    38. 5.38 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage
    39. 5.39 12-Bit ADC, Temperature Sensor and Built-In VMID
    40. 5.40 REF, External Reference
    41. 5.41 REF, Built-In Reference
    42. 5.42 Comparator_B
    43. 5.43 Ports PU.0 and PU.1
    44. 5.44 USB Output Ports DP and DM
    45. 5.45 USB Input Ports DP and DM
    46. 5.46 USB-PWR (USB Power System)
    47. 5.47 USB-PLL (USB Phase-Locked Loop)
    48. 5.48 Flash Memory
    49. 5.49 JTAG and Spy-Bi-Wire Interface
  6. 6Detailed Description
    1. 6.1  CPU (Link to User's Guide)
    2. 6.2  Operating Modes
    3. 6.3  Interrupt Vector Addresses
    4. 6.4  Memory Organization
    5. 6.5  Bootloader (BSL)
      1. 6.5.1 USB BSL
      2. 6.5.2 UART BSL
    6. 6.6  JTAG Operation
      1. 6.6.1 JTAG Standard Interface
      2. 6.6.2 Spy-Bi-Wire Interface
    7. 6.7  Flash Memory (Link to User's Guide)
    8. 6.8  RAM (Link to User's Guide)
    9. 6.9  Peripherals
      1. 6.9.1  Digital I/O (Link to User's Guide)
      2. 6.9.2  Port Mapping Controller (Link to User's Guide)
      3. 6.9.3  Oscillator and System Clock (Link to User's Guide)
      4. 6.9.4  Power-Management Module (PMM) (Link to User's Guide)
      5. 6.9.5  Hardware Multiplier (Link to User's Guide)
      6. 6.9.6  Real-Time Clock (RTC_A) (Link to User's Guide)
      7. 6.9.7  Watchdog Timer (WDT_A) (Link to User's Guide)
      8. 6.9.8  System Module (SYS) (Link to User's Guide)
      9. 6.9.9  DMA Controller (Link to User's Guide)
      10. 6.9.10 Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, I2C Mode)
      11. 6.9.11 TA0 (Link to User's Guide)
      12. 6.9.12 TA1 (Link to User's Guide)
      13. 6.9.13 TA2 (Link to User's Guide)
      14. 6.9.14 TB0 (Link to User's Guide)
      15. 6.9.15 Comparator_B (Link to User's Guide)
      16. 6.9.16 ADC12_A (Link to User's Guide)
      17. 6.9.17 CRC16 (Link to User's Guide)
      18. 6.9.18 Voltage Reference (REF) Module (Link to User's Guide)
      19. 6.9.19 Universal Serial Bus (USB) (Link to User's Guide)
      20. 6.9.20 Embedded Emulation Module (EEM) (Link to User's Guide)
      21. 6.9.21 Peripheral File Map
    10. 6.10 Input/Output Diagrams
      1. 6.10.1  Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
      2. 6.10.2  Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
      3. 6.10.3  Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger
      4. 6.10.4  Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
      5. 6.10.5  Port P5 (P5.0 and P5.1) Input/Output With Schmitt Trigger
      6. 6.10.6  Port P5 (P5.2 and P5.3) Input/Output With Schmitt Trigger
      7. 6.10.7  Port P5 (P5.4 and P5.5) Input/Output With Schmitt Trigger
      8. 6.10.8  Port P5 (P5.6 and P5.7) Input/Output With Schmitt Trigger
      9. 6.10.9  Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger
      10. 6.10.10 Port P7 (P7.0 to P7.3) Input/Output With Schmitt Trigger
      11. 6.10.11 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger
      12. 6.10.12 Port P8 (P8.0 to P8.2) Input/Output With Schmitt Trigger
      13. 6.10.13 Port PU (PU.0/DP, PU.1/DM, PUR) USB Ports
      14. 6.10.14 Port PJ (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output
      15. 6.10.15 Port PJ (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output
    11. 6.11 Device Descriptors (TLV)
  7. 7器件和文档支持
    1. 7.1  入门和后续步骤
    2. 7.2  Device Nomenclature
    3. 7.3  工具与软件
    4. 7.4  文档支持
    5. 7.5  相关链接
    6. 7.6  社区资源
    7. 7.7  商标
    8. 7.8  静电放电警告
    9. 7.9  Export Control Notice
    10. 7.10 Glossary
  8. 8机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

4.2 Signal Descriptions

Table 4-1 describes the signals for all device and package options.

Table 4-1 Terminal Functions

TERMINAL I/O(1) DESCRIPTION
NAME NO.
PN RGC YFF ZQE
P6.4/CB4/A4 1 5 B2 C1 I/O General-purpose digital I/O
Comparator_B input CB4
Analog input A4 for ADC (not available on F551x devices)
P6.5/CB5/A5 2 6 B3 D2 I/O General-purpose digital I/O
Comparator_B input CB5
Analog input A5 for ADC (not available on F551x devices)
P6.6/CB6/A6 3 7 A2 D1 I/O General-purpose digital I/O
Comparator_B input CB6
Analog input A6 for ADC (not available on F551x devices)
P6.7/CB7/A7 4 8 C5 D3 I/O General-purpose digital I/O
Comparator_B input CB7
Analog input A7 for ADC (not available on F551x devices)
P7.0/CB8/A12 5 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Comparator_B input CB8 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Analog input A12 for ADC (not available on F551x devices)
P7.1/CB9/A13 6 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Comparator_B input CB9 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Analog input A13 for ADC (not available on F551x devices)
P7.2/CB10/A14 7 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Comparator_B input CB10 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Analog input A14 for ADC (not available on F551x devices)
P7.3/CB11/A15 8 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Comparator_B input CB11 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Analog input A15 for ADC (not available on F551x devices)
P5.0/A8/VREF+/VeREF+ 9 9 B4 E1 I/O General-purpose digital I/O
Output of reference voltage to the ADC (not available on F551x devices)
Input for an external reference voltage to the ADC (not available on F551x devices)
Analog input A8 for ADC (not available on F551x devices)
P5.1/A9/VREF-/VeREF- 10 10 B5 E2 I/O General-purpose digital I/O
Negative terminal for the ADC reference voltage for both sources, the internal reference voltage, or an external applied reference voltage (not available on F551x devices)
Analog input A9 for ADC (not available on F551x devices)
AVCC1 11 11 A3 F2 Analog power supply
P5.4/XIN 12 12 A5 F1 I/O General-purpose digital I/O
Input terminal for crystal oscillator XT1
P5.5/XOUT 13 13 A6 G1 I/O General-purpose digital I/O
Output terminal of crystal oscillator XT1
AVSS1 14 14 A4 G2 Analog ground supply
P8.0 15 N/A N/A N/A I/O General-purpose digital I/O
P8.1 16 N/A N/A N/A I/O General-purpose digital I/O
P8.2 17 N/A N/A N/A I/O General-purpose digital I/O
DVCC1 18 15 A7 H1 Digital power supply
DVSS1 19 16 A8 J1 Digital ground supply
VCORE(3) 20 17 B8 J2 Regulated core power supply output (internal use only, no external current loading)
P1.0/TA0CLK/ACLK 21 18 B7 H2 I/O General-purpose digital I/O with port interrupt
TA0 clock signal TA0CLK input
ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P1.1/TA0.0 22 19 B6 H3 I/O General-purpose digital I/O with port interrupt
TA0 CCR0 capture: CCI0A input, compare: Out0 output
BSL transmit output
P1.2/TA0.1 23 20 C6 J3 I/O General-purpose digital I/O with port interrupt
TA0 CCR1 capture: CCI1A input, compare: Out1 output
BSL receive input
P1.3/TA0.2 24 21 C8 G4 I/O General-purpose digital I/O with port interrupt
TA0 CCR2 capture: CCI2A input, compare: Out2 output
P1.4/TA0.3 25 22 C7 H4 I/O General-purpose digital I/O with port interrupt
TA0 CCR3 capture: CCI3A input compare: Out3 output
P1.5/TA0.4 26 23 D6 J4 I/O General-purpose digital I/O with port interrupt
TA0 CCR4 capture: CCI4A input, compare: Out4 output
P1.6/TA1CLK/CBOUT 27 24 D7 G5 I/O General-purpose digital I/O with port interrupt
TA1 clock signal TA1CLK input
Comparator_B output
P1.7/TA1.0 28 25 D8 H5 I/O General-purpose digital I/O with port interrupt
TA1 CCR0 capture: CCI0A input, compare: Out0 output
P2.0/TA1.1 29 26 E5 J5 I/O General-purpose digital I/O with port interrupt
TA1 CCR1 capture: CCI1A input, compare: Out1 output
P2.1/TA1.2 30 27 E8 G6 I/O General-purpose digital I/O with port interrupt
TA1 CCR2 capture: CCI2A input, compare: Out2 output
P2.2/TA2CLK/SMCLK 31 28 E7 J6 I/O General-purpose digital I/O with port interrupt
TA2 clock signal TA2CLK input
SMCLK output
P2.3/TA2.0 32 29 E6 H6 I/O General-purpose digital I/O with port interrupt
TA2 CCR0 capture: CCI0A input, compare: Out0 output
P2.4/TA2.1 33 30 F8 J7 I/O General-purpose digital I/O with port interrupt
TA2 CCR1 capture: CCI1A input, compare: Out1 output
P2.5/TA2.2 34 31 F7 J8 I/O General-purpose digital I/O with port interrupt
TA2 CCR2 capture: CCI2A input, compare: Out2 output
P2.6/RTCCLK/DMAE0 35 32 F6 J9 I/O General-purpose digital I/O with port interrupt
RTC clock output for calibration
DMA external trigger input
P2.7/UCB0STE/UCA0CLK 36 33 H8 H7 I/O General-purpose digital I/O with port interrupt
Slave transmit enable – USCI_B0 SPI mode
Clock signal input – USCI_A0 SPI slave mode
Clock signal output – USCI_A0 SPI master mode
P3.0/UCB0SIMO/ UCB0SDA 37 34 G8 H8 I/O General-purpose digital I/O
Slave in, master out – USCI_B0 SPI mode
I2C data – USCI_B0 I2C mode
P3.1/UCB0SOMI/UCB0SCL 38 35 H7 H9 I/O General-purpose digital I/O
Slave out, master in – USCI_B0 SPI mode
I2C clock – USCI_B0 I2C mode
P3.2/UCB0CLK/UCA0STE 39 36 G7 G8 I/O General-purpose digital I/O
Clock signal input – USCI_B0 SPI slave mode
Clock signal output – USCI_B0 SPI master mode
Slave transmit enable – USCI_A0 SPI mode
P3.3/UCA0TXD/ UCA0SIMO 40 37 G6 G9 I/O General-purpose digital I/O
Transmit data – USCI_A0 UART mode
Slave in, master out – USCI_A0 SPI mode
P3.4/UCA0RXD/ UCA0SOMI 41 38 G5 G7 I/O General-purpose digital I/O
Receive data – USCI_A0 UART mode
Slave out, master in – USCI_A0 SPI mode
P3.5/TB0.5 42 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR5 capture: CCI5A input, compare: Out5 output
P3.6/TB0.6 43 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR6 capture: CCI6A input, compare: Out6 output
P3.7/TB0OUTH/SVMOUT 44 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
Switch all PWM outputs high impedance input – TB0 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P4.0/PM_UCB1STE/ PM_UCA1CLK 45 41 F5 E8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Slave transmit enable – USCI_B1 SPI mode
Default mapping: Clock signal input – USCI_A1 SPI slave mode
Default mapping: Clock signal output – USCI_A1 SPI master mode
P4.1/PM_UCB1SIMO/ PM_UCB1SDA 46 42 H4 E7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Slave in, master out – USCI_B1 SPI mode
Default mapping: I2C data – USCI_B1 I2C mode
P4.2/PM_UCB1SOMI/ PM_UCB1SCL 47 43 G4 D9 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Slave out, master in – USCI_B1 SPI mode
Default mapping: I2C clock – USCI_B1 I2C mode
P4.3/PM_UCB1CLK/ PM_UCA1STE 48 44 F4 D8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Clock signal input – USCI_B1 SPI slave mode
Default mapping: Clock signal output – USCI_B1 SPI master mode
Default mapping: Slave transmit enable – USCI_A1 SPI mode
DVSS2 49 39 H6 F9 Digital ground supply
DVCC2 50 40 H5 E9 Digital power supply
P4.4/PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Transmit data – USCI_A1 UART mode
Default mapping: Slave in, master out – USCI_A1 SPI mode
P4.5/PM_UCA1RXD/ PM_UCA1SOMI 52 46 G3 C9 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Receive data – USCI_A1 UART mode
Default mapping: Slave out, master in – USCI_A1 SPI mode
P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: no secondary function.
P4.7/PM_NONE 54 48 E4 C7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: no secondary function.
P5.6/TB0.0 55 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR0 capture: CCI0A input, compare: Out0 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P5.7/TB0.1 56 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR1 capture: CCI1A input, compare: Out1 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.4/TB0.2 57 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR2 capture: CCI2A input, compare: Out2 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.5/TB0.3 58 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR3 capture: CCI3A input, compare: Out3 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.6/TB0.4 59 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 CCR4 capture: CCI4A input, compare: Out4 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.7/TB0CLK/MCLK 60 N/A N/A N/A I/O General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
TB0 clock signal TBCLK input (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
MCLK output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
VSSU 61 49 H2 B8, B9 USB PHY ground supply
PU.0/DP 62 50 H1 A9 I/O General-purpose digital I/O. Controlled by USB control register
USB data terminal DP
PUR 63 51 G2 B7 I/O USB pullup resistor pin (open drain). The voltage level at the PUR pin is used to invoke the default USB BSL. Recommended 1-MΩ resistor to ground. See Section 6.5.1 for more information.
PU.1/DM 64 52 G1 A8 I/O General-purpose digital I/O. Controlled by USB control register
USB data terminal DM
VBUS 65 53 F2 A7 USB LDO input (connect to USB power source)
VUSB 66 54 F1 A6 USB LDO output
V18 67 55 E2 B6 USB regulated power (internal use only, no external current loading)
AVSS2 68 56 D2 A5 Analog ground supply
P5.2/XT2IN 69 57 E1 B5 I/O General-purpose digital I/O
Input terminal for crystal oscillator XT2
P5.3/XT2OUT 70 58 D1 B4 I/O General-purpose digital I/O
Output terminal of crystal oscillator XT2
TEST/SBWTCK(4) 71 59 E3 A4 I Test mode pin – selects 4-wire JTAG operation
Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
PJ.0/TDO(5) 72 60 D3 C5 I/O General-purpose digital I/O
JTAG test data output port
PJ.1/TDI/TCLK(5) 73 61 D4 C4 I/O General-purpose digital I/O
JTAG test data input
Test clock input
PJ.2/TMS(5) 74 62 C1 A3 I/O General-purpose digital I/O
JTAG test mode select
PJ.3/TCK(5) 75 63 C2 B3 I/O General-purpose digital I/O
JTAG test clock
RST/NMI/SBWTDIO(4) 76 64 D5 A2 I/O Reset input, active low(6)
Nonmaskable interrupt input
Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated
P6.0/CB0/A0 77 1 B1 A1 I/O General-purpose digital I/O
Comparator_B input CB0
Analog input A0 for ADC (not available on F551x devices)
P6.1/CB1/A1 78 2 C3 B2 I/O General-purpose digital I/O
Comparator_B input CB1
Analog input A1 for ADC (not available on F551x devices)
P6.2/CB2/A2 79 3 A1 B1 I/O General-purpose digital I/O
Comparator_B input CB2
Analog input A2 for ADC (not available on F551x devices)
P6.3/CB3/A3 80 4 C4 C2 I/O General-purpose digital I/O
Comparator_B input CB3
Analog input A3 for ADC (not available on F551x devices)
Reserved N/A N/A N/A  (2) Reserved. Connect to ground.
QFN Pad N/A Pad N/A N/A QFN package pad. TI recommends connecting to VSS.
(1) I = input, O = output, N/A = not available
(2) C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground.
(3) VCORE is for internal use only. No external current loading is possible. Connect VCORE to the recommended capacitor value, CVCORE (see Section 5.3).
(4) See Section 6.5 and Section 6.6 for use with BSL and JTAG functions.
(5) See Section 6.6 for use with JTAG function.
(6) When this pin is configured as reset, the internal pullup resistor is enabled by default.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |