ZHCS707D December 2011 – September 2018 MSP430F6720 , MSP430F6721 , MSP430F6723 , MSP430F6724 , MSP430F6725 , MSP430F6726 , MSP430F6730 , MSP430F6731 , MSP430F6733 , MSP430F6734 , MSP430F6735 , MSP430F6736
PRODUCTION DATA.
PARAMETER | CONDITIONS | VCC | MIN | MAX | UNIT | |
---|---|---|---|---|---|---|
feUSCI | eUSCI input clock frequency | Internal: SMCLK or ACLK,
Duty cycle = 50% ±10% |
fSYSTEM | MHz |
Table 5-31 lists the switching characteristics of the eUSCI in SPI master mode.