ZHCSAU5E September 2012 – September 2018 MSP430F6745 , MSP430F6746 , MSP430F6747 , MSP430F6748 , MSP430F6749 , MSP430F6765 , MSP430F6766 , MSP430F6767 , MSP430F6768 , MSP430F6769 , MSP430F6775 , MSP430F6776 , MSP430F6777 , MSP430F6778 , MSP430F6779
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | VCC | MIN | MAX | UNIT | |
---|---|---|---|---|---|---|
tSTE,LEAD | STE lead time, STE low to clock | 2 V | 4 | ns | ||
3 V | 3 | |||||
tSTE,LAG | STE lag time, Last clock to STE high | 2 V | 0 | ns | ||
3 V | 0 | |||||
tSTE,ACC | STE access time, STE low to SOMI data out | 2 V | 46 | ns | ||
3 V | 24 | |||||
tSTE,DIS | STE disable time, STE high to SOMI high impedance | 2 V | 38 | ns | ||
3 V | 25 | |||||
tSU,SI | SIMO input data setup time | 2 V | 2 | ns | ||
3 V | 1 | |||||
tHD,SI | SIMO input data hold time | 2 V | 2 | ns | ||
3 V | 2 | |||||
tVALID,SO | SOMI output data valid time(2) | UCLK edge to SOMI valid,
CL = 20 pF |
2 V | 55 | ns | |
3 V | 32 | |||||
tHD,SO | SOMI output data hold time(3) | CL = 20 pF | 2 V | 24 | ns | |
3 V | 16 |