ZHCSCG3C May 2014 – December 2017 MSP430FR5720 , MSP430FR5721 , MSP430FR5722 , MSP430FR5723 , MSP430FR5724 , MSP430FR5725 , MSP430FR5726 , MSP430FR5727 , MSP430FR5728 , MSP430FR5729
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | VCC | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|---|
AVCC | Analog supply voltage | AVCC and DVCC are connected together, AVSS and DVSS are connected together, V(AVSS) = V(DVSS) = 0 V |
2.0 | 3.6 | V | ||
V(Ax) | Analog input voltage range | All ADC10 pins | 0 | AVCC | V | ||
IADC10_A | Operating supply current into AVCC terminal, reference current not included | fADC10CLK = 5 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0 |
2 V | 90 | 140 | µA | |
3 V | 100 | 160 | |||||
CI | Input capacitance | Only one terminal Ax can be selected at one time from the pad to the ADC10_A capacitor array including wiring and pad | 2.2 V | 6 | 8 | pF | |
RI | Input MUX ON resistance | AVCC ≥ 2 V, 0 V ≤ VAx ≤ AVCC | 36 | kΩ |