ZHCS180L July   2011  – December 2017 MSP430FR5730 , MSP430FR5731 , MSP430FR5732 , MSP430FR5733 , MSP430FR5734 , MSP430FR5735 , MSP430FR5736 , MSP430FR5737 , MSP430FR5738 , MSP430FR5739

PRODUCTION DATA.  

  1. 1器件概述
    1. 1.1 特性
    2. 1.2 应用范围
    3.     4
    4. 1.3 说明
    5. 1.4 功能方框图
  2. 2修订历史记录
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagram – RHA Package – MSP430FR5731, MSP430FR5733, MSP430FR5735, MSP430FR5737, MSP430FR5739
    2. 4.2 Pin Diagram – DA Package – MSP430FR5731, MSP430FR5733, MSP430FR5735, MSP430FR5737, MSP430FR5739
    3. 4.3 Pin Diagram – RGE Package – MSP430FR5730, MSP430FR5732, MSP430FR5734, MSP430FR5736, MSP430FR5738
    4. 4.4 Pin Diagram – YQD Package – MSP430FR5738
    5. 4.5 Pin Diagram – PW Package – MSP430FR5730, MSP430FR5732, MSP430FR5734, MSP430FR5736, MSP430FR5738
    6. 4.6 Signal Descriptions
      1. Table 4-1 Signal Descriptions
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Active Mode Supply Current Into VCC Excluding External Current
    5. 5.5  Low-Power Mode Supply Currents (Into VCC) Excluding External Current
    6. 5.6  Thermal Resistance Characteristics
    7. 5.7  Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5, RST/NMI)
    8. 5.8  Inputs – Ports P1 and P2 (P1.0 to P1.7, P2.0 to P2.7)
    9. 5.9  Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5, RST/NMI)
    10. 5.10 Outputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5)
    11. 5.11 Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.1, PJ.0 to PJ.5)
    12. 5.12 Typical Characteristics – Outputs
    13. 5.13 Crystal Oscillator, XT1, Low-Frequency (LF) Mode
    14. 5.14 Crystal Oscillator, XT1, High-Frequency (HF) Mode
    15. 5.15 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
    16. 5.16 DCO Frequencies
    17. 5.17 MODOSC
    18. 5.18 PMM, Core Voltage
    19. 5.19 PMM, SVS, BOR
    20. 5.20 Wake-up Times From Low-Power Modes
    21. 5.21 Timer_A
    22. 5.22 Timer_B
    23. 5.23 eUSCI (UART Mode) Clock Frequency
    24. 5.24 eUSCI (UART Mode)
    25. 5.25 eUSCI (SPI Master Mode) Clock Frequency
    26. 5.26 eUSCI (SPI Master Mode)
    27. 5.27 eUSCI (SPI Slave Mode)
    28. 5.28 eUSCI (I2C Mode)
    29. 5.29 10-Bit ADC, Power Supply and Input Range Conditions
    30. 5.30 10-Bit ADC, Timing Parameters
    31. 5.31 10-Bit ADC, Linearity Parameters
    32. 5.32 REF, External Reference
    33. 5.33 REF, Built-In Reference
    34. 5.34 REF, Temperature Sensor and Built-In VMID
    35. 5.35 Comparator_D
    36. 5.36 FRAM
    37. 5.37 JTAG and Spy-Bi-Wire Interface
  6. 6Detailed Description
    1. 6.1  Functional Block Diagrams
    2. 6.2  CPU
    3. 6.3  Operating Modes
    4. 6.4  Interrupt Vector Addresses
    5. 6.5  Memory Organization
    6. 6.6  Bootloader (BSL)
    7. 6.7  JTAG Operation
      1. 6.7.1 JTAG Standard Interface
      2. 6.7.2 Spy-Bi-Wire Interface
    8. 6.8  FRAM
    9. 6.9  Memory Protection Unit (MPU)
    10. 6.10 Peripherals
      1. 6.10.1  Digital I/O
      2. 6.10.2  Oscillator and Clock System (CS)
      3. 6.10.3  Power-Management Module (PMM)
      4. 6.10.4  Hardware Multiplier (MPY)
      5. 6.10.5  Real-Time Clock (RTC_B)
      6. 6.10.6  Watchdog Timer (WDT_A)
      7. 6.10.7  System Module (SYS)
      8. 6.10.8  DMA Controller
      9. 6.10.9  Enhanced Universal Serial Communication Interface (eUSCI)
      10. 6.10.10 TA0, TA1
      11. 6.10.11 TB0, TB1, TB2
      12. 6.10.12 ADC10_B
      13. 6.10.13 Comparator_D
      14. 6.10.14 CRC16
      15. 6.10.15 Shared Reference (REF)
      16. 6.10.16 Embedded Emulation Module (EEM)
      17. 6.10.17 Peripheral File Map
    11. 6.11 Input/Output Diagrams
      1. 6.11.1  Port P1 (P1.0 to P1.2) Input/Output With Schmitt Trigger
      2. 6.11.2  Port P1 (P1.3 to P1.5) Input/Output With Schmitt Trigger
      3. 6.11.3  Port P1 (P1.6 and P1.7) Input/Output With Schmitt Trigger
      4. 6.11.4  Port P2 (P2.0 to P2.2) Input/Output With Schmitt Trigger
      5. 6.11.5  Port P2 (P2.3 and P2.4) Input/Output With Schmitt Trigger
      6. 6.11.6  Port P2 (P2.5 and P2.6) Input/Output With Schmitt Trigger
      7. 6.11.7  Port P2 (P2.7) Input/Output With Schmitt Trigger
      8. 6.11.8  Port P3 (P3.0 to P3.3) Input/Output With Schmitt Trigger
      9. 6.11.9  Port P3 (P3.4 to P3.6) Input/Output With Schmitt Trigger
      10. 6.11.10 Port Port P3 (P3.7) Input/Output With Schmitt Trigger
      11. 6.11.11 Port Port P4 (P4.0) Input/Output With Schmitt Trigger
      12. 6.11.12 Port Port P4 (P4.1) Input/Output With Schmitt Trigger
      13. 6.11.13 Port Port PJ (PJ.0 to PJ.3) JTAG Pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output
      14. 6.11.14 Port Port PJ (PJ.4 and PJ.5) Input/Output With Schmitt Trigger
    12. 6.12 Device Descriptors (TLV)
  7. 7器件和文档支持
    1. 7.1  开始使用
    2. 7.2  Device Nomenclature
    3. 7.3  工具和软件
    4. 7.4  文档支持
    5. 7.5  相关链接
    6. 7.6  社区资源
    7. 7.7  商标
    8. 7.8  静电放电警告
    9. 7.9  出口管制提示
    10. 7.10 术语表
  8. 8机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.10.11 TB0, TB1, TB2

TB0, TB1, and TB2 are 16-bit timers/counters (Timer_B type) with three capture/compare registers each. TB0, TB1, and TB2 can support multiple capture/compares, PWM outputs, and interval timing (see Table 6-10 through Table 6-12). TB0, TB1, and TB2 have extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-10 TB0 Signal Connections

INPUT PIN NUMBERDEVICE INPUT SIGNALMODULE INPUT SIGNALMODULE BLOCKMODULE OUTPUT SIGNALDEVICE OUTPUT SIGNALOUTPUT PIN NUMBER
RHARGE, YQDDAPWRHARGE, YQDDAPW
21-P2.0 13-P2.0, A5‑P2.0 23-P2.0 19-P2.0 TB0CLK TBCLK Timer N/A N/A
ACLK (internal) ACLK
SMCLK (internal) SMCLK
21-P2.0 13-P2.0, A5‑P2.0 23-P2.0 19-P2.0 TB0CLK TBCLK
22-P2.1 14-P2.1, C4‑P2.1 24-P2.1 20-P2.1 TB0.0 CCI0A CCR0 TB0 TB0.0 22-P2.1 14-P2.1, C4‑P2.1 24-P2.1 20-P2.1
17-P2.5 N/A 19-P2.5 15-P2.5 TB0.0 CCI0B 17-P2.5 N/A 19-P2.5 15-P2.5
DVSS GND ADC10 (internal) (1)
ADC10SHSx = {2}		 ADC10 (internal) (1)
ADC10SHSx = {2}		 ADC10 (internal) (1)
ADC10SHSx = {2}		 ADC10 (internal) (1)
ADC10SHSx = {2}
DVCC VCC
9-P1.4 5-P1.4, B2‑P1.4 13-P1.4 9-P1.4 TB0.1 CCI1A CCR1 TB1 TB0.1 9-P1.4 5-P1.4, B2‑P1.4 13-P1.4 9-P1.4
CDOUT (internal) CCI1B ADC10 (internal) (1)
ADC10SHSx = {3}		 ADC10 (internal) (1)
ADC10SHSx = {3}		 ADC10 (internal) (1)
ADC10SHSx = {3}		 ADC10 (internal) (1)
ADC10SHSx = {3}
DVSS GND
DVCC VCC
10-P1.5 6‑P1.5, A1-P1.5 14-P1.5 19-P1.5 TB0.2 CCI2A CCR2 TB2 TB0.2 10-P1.5 6-P1.5, A1‑P1.5 14-P1.5 19-P1.5
ACLK (internal) CCI2B
DVSS GND
DVCC VCC
(1) Only on devices with ADC

Table 6-11 TB1 Signal Connections (1)

INPUT PIN NUMBERDEVICE INPUT SIGNALMODULE INPUT SIGNALMODULE BLOCKMODULE OUTPUT SIGNALDEVICE OUTPUT SIGNALOUTPUT PIN NUMBER
RHARGE, YQDDAPWRHARGE, YQDDAPW
26-P3.6 N/A (DVSS), N/A (DVSS) 28-P3.6 N/A (DVSS) TB1CLK TBCLK Timer N/A N/A
ACLK (internal) ACLK
SMCLK (internal) SMCLK
26-P3.6 N/A (DVSS), N/A (DVSS) 28-P3.6 N/A (DVSS) TB1CLK TBCLK
23-P2.2 N/A (DVSS), N/A (DVSS) 25-P2.2 N/A (DVSS) TB1.0 CCI0A CCR0 TB0 TB1.0 23-P2.2 N/A 25-P2.2 N/A
18-P2.6 N/A (DVSS), N/A (DVSS) 20-P2.6 N/A (DVSS) TB1.0 CCI0B 18-P2.6 N/A 20-P2.6 N/A
DVSS GND
DVCC VCC
28-P1.6 N/A (DVSS), N/A (DVSS) 30-P1.6 N/A (DVSS) TB1.1 CCI1A CCR1 TB1 TB1.1 28-P1.6 N/A 30-P1.6 N/A
24-P3.4 N/A (DVSS), N/A (DVSS) 26-P3.4 N/A (DVSS) TB1.1 CCI1B 24-P3.4 N/A 26-P3.4 N/A
DVSS GND
DVCC VCC
29-P1.7 N/A (DVSS), N/A (DVSS) 31-P1.7 N/A (DVSS) TB1.2 CCI2A CCR2 TB2 TB1.2 29-P1.7 N/A 31-P1.7 N/A
25-P3.5 N/A (DVSS), N/A (DVSS) 27-P3.5 N/A (DVSS) TB1.2 CCI2B 25-P3.5 N/A 27-P3.5 N/A
DVSS GND
DVCC VCC
(1) TB1 is not present on all device types.

Table 6-12 TB2 Signal Connections (1)

INPUT PIN NUMBERDEVICE INPUT SIGNALMODULE INPUT SIGNALMODULE BLOCKMODULE OUTPUT SIGNALDEVICE OUTPUT SIGNALOUTPUT PIN NUMBER
RHARGE, YQDDAPWRHARGE, YQDDAPW
24-P3.4 N/A (DVSS), N/A (DVSS) 26-P3.4 N/A (DVSS) TB2CLK TBCLK Timer N/A N/A
ACLK (internal) ACLK
SMCLK (internal) SMCLK
24-P3.4 N/A (DVSS), N/A (DVSS) 26-P3.4 N/A (DVSS) TB2CLK TBCLK
21-P2.0 N/A (DVSS), N/A (DVSS) 23-P2.0 N/A (DVSS) TB2.0 CCI0A CCR0 TB0 TB2.0 21-P2.0 N/A 23-P2.0 N/A
15-P4.0 N/A (DVSS), N/A (DVSS) N/A (DVSS) N/A (DVSS) TB2.0 CCI0B 15-P4.0 N/A 36-P4.0 N/A
DVSS GND
DVCC VCC
22-P2.1 N/A (DVSS), N/A (DVSS) 24-P2.1 N/A (DVSS) TB2.1 CCI1A CCR1 TB1 TB2.1 22-P2.1 N/A 24-P2.1 N/A
26-P3.6 N/A (DVSS), N/A (DVSS) 28-P3.6 N/A (DVSS) TB2.1 CCI1B 26-P3.6 N/A 28-P3.6 N/A
DVSS GND
DVCC VCC
23-P2.2 N/A (DVSS), N/A (DVSS) 25-P2.2 N/A (DVSS) TB2.2 CCI2A CCR2 TB2 TB2.2 23-P2.2 N/A 25-P2.2 N/A
27-P3.7 N/A (DVSS), N/A (DVSS) 29-P3.7 N/A (DVSS) TB2.2 CCI2B 27-P3.7 N/A 29-P3.7 N/A
DVSS GND
DVCC VCC
(1) TB2 is not present on all device types.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |