ZHCSTL6A October 2023 – July 2024 MSPM0C1103-Q1 , MSPM0C1104-Q1
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
Vin(ADC) | Analog input voltage range(1) | Applies to all ADC analog input pins | 0 | VDD | V | |
VR+ | Positive ADC reference voltage | VR+ sourced from VDD | VDD | V | ||
VR+ sourced from internal reference (VREF) | VREF | V | ||||
VR- | Negative ADC reference voltage | 0 | V | |||
Fs | ADC sampling frequency | RES = 0x0 (12-bit mode), VDD Reference | 1.5 | Msps | ||
RES = 0x1 (10-bit mode), VDD Reference | 1.7 | |||||
RES = 0x2 (8-bit mode), VDD Reference | 2 | |||||
FS | ADC sampling frequency | RES = 0x0 (12-bit mode), Internal Reference | 0.866 | Msps | ||
RES = 0x1 (10-bit mode), Internal Reference | 1 | |||||
RES = 0x2 (8-bit mode), Internal Reference | 1.2 | |||||
I(ADC) | Operating supply current into VDD terminal |
FS = 1.5MSPS, VR+ = VDD | 200 | 220 | μA | |
FS = 0.856MSPS,VR+ = VREF = 2.5V (VREF power consumption included) | 220 | 250 | ||||
CS/H | ADC sample-and-hold capacitance | 0.22 | pF | |||
Rin | ADC switch resistance | 25 | kΩ | |||
ENOB | Effective number of bits | VDD reference (2) | 9.3 | 10.4 | bit | |
VDD reference with over sampling | 12.2 | |||||
Internal reference, VR+ = VREF = 2.5V | 9.4 | 9.8 | ||||
SNR | Signal-to-noise ratio | VDD reference (2) | 64 | dB | ||
VDD reference with over sampling | 75 | |||||
Internal reference, VR+ = VREF = 2.5V | 61 | |||||
PSRRDC | Power supply rejection ratio, DC | VDD = VDD(min) to VDD(max) Internal reference, VR+ = VREF = 2.5V |
61 | dB | ||
Twakeup | ADC Wakeup Time | Assumes internal reference is active | 5 | us | ||
VSupplyMon | Supply Monitor voltage divider (VDD/3) accuracy | ADC input channel: Supply Monitor (3) | -0.6 | +2.5 | % | |
ISupplyMon | Supply Monitor voltage divider current consumption | ADC input channel: Supply Monitor | 10 | uA |