SPRS563G September   2008  – June 2014 OMAP-L137

PRODUCTION DATA.  

  1. 1 OMAP-L137 Low-Power Applications Processor
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
  2. 2Revision History
  3. 3Device Overview
    1. 3.1 Device Characteristics
    2. 3.2 Device Compatibility
    3. 3.3 ARM Subsystem
      1. 3.3.1 ARM926EJ-S RISC CPU
      2. 3.3.2 CP15
      3. 3.3.3 MMU
      4. 3.3.4 Caches and Write Buffer
      5. 3.3.5 Advanced High-Performance Bus (AHB)
      6. 3.3.6 Embedded Trace Macrocell (ETM) and Embedded Trace Buffer (ETB)
      7. 3.3.7 ARM Memory Mapping
    4. 3.4 DSP Subsystem
      1. 3.4.1 C674x DSP CPU Description
      2. 3.4.2 DSP Memory Mapping
        1. 3.4.2.1 ARM Internal Memories
        2. 3.4.2.2 External Memories
        3. 3.4.2.3 DSP Internal Memories
        4. 3.4.2.4 C674x CPU
    5. 3.5 Memory Map Summary
    6. 3.6 Pin Assignments
      1. 3.6.1 Pin Map (Bottom View)
    7. 3.7 Terminal Functions
      1. 3.7.1  Device Reset and JTAG
      2. 3.7.2  High-Frequency Oscillator and PLL
      3. 3.7.3  Real-Time Clock and 32-kHz Oscillator
      4. 3.7.4  External Memory Interface A (ASYNC, SDRAM)
      5. 3.7.5  External Memory Interface B (only SDRAM)
      6. 3.7.6  Serial Peripheral Interface Modules (SPI0, SPI1)
      7. 3.7.7  Enhanced Capture/Auxiliary PWM Modules (eCAP0, eCAP1, eCAP2)
      8. 3.7.8  Enhanced Pulse Width Modulators (eHRPWM0, eHRPWM1, eHRPWM2)
      9. 3.7.9  Enhanced Quadrature Encoder Pulse Module (eQEP)
      10. 3.7.10 Boot
      11. 3.7.11 Universal Asynchronous Receiver/Transmitters (UART0, UART1, UART2)
      12. 3.7.12 Inter-Integrated Circuit Modules(I2C0, I2C1)
      13. 3.7.13 Timers
      14. 3.7.14 Universal Host-Port Interface (UHPI)
      15. 3.7.15 Multichannel Audio Serial Ports (McASP0, McASP1, McASP2)
      16. 3.7.16 Universal Serial Bus Modules (USB0, USB1)
      17. 3.7.17 Ethernet Media Access Controller (EMAC)
      18. 3.7.18 Multimedia Card/Secure Digital (MMC/SD)
      19. 3.7.19 Liquid Crystal Display Controller (LCD)
      20. 3.7.20 Reserved and No Connect
      21. 3.7.21 Supply and Ground
      22. 3.7.22 Unused USB0 (USB2.0) and USB1 (USB1.1) Pin Configurations
  4. 4Device Configuration
    1. 4.1 Boot Modes
    2. 4.2 SYSCFG Module
    3. 4.3 Pullup/Pulldown Resistors
    4. 4.4 Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted)
    5. 4.5 Handling Ratings
    6. 4.6 Recommended Operating Conditions
    7. 4.7 Notes on Recommended Power-On Hours (POH)
    8. 4.8 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)
  5. 5Peripheral Information and Electrical Specifications
    1. 5.1  Parameter Information
      1. 5.1.1 Parameter Information Device-Specific Information
        1. 5.1.1.1 Signal Transition Levels
    2. 5.2  Recommended Clock and Control Signal Transition Behavior
    3. 5.3  Power Supplies
      1. 5.3.1 Power-on Sequence
      2. 5.3.2 Power-off Sequence
    4. 5.4  Reset
      1. 5.4.1 Power-On Reset (POR)
      2. 5.4.2 Warm Reset
      3. 5.4.3 Reset Electrical Data Timings
    5. 5.5  Crystal Oscillator or External Clock Input
    6. 5.6  Clock PLLs
      1. 5.6.1 PLL Device-Specific Information
      2. 5.6.2 Device Clock Generation
      3. 5.6.3 PLL Controller 0 Registers
    7. 5.7  Interrupts
      1. 5.7.1 ARM CPU Interrupts
        1. 5.7.1.1 ARM Interrupt Controller (AINTC) Interrupt Signal Hierarchy
        2. 5.7.1.2 AINTC Hardware Vector Generation
        3. 5.7.1.3 AINTC Hardware Interrupt Nesting Support
        4. 5.7.1.4 AINTC System Interrupt Assignments on OMAP-L137
        5. 5.7.1.5 AINTC Memory Map
      2. 5.7.2 DSP Interrupts
      3. 5.7.3 ARM/DSP Communications Interrupts
    8. 5.8  General-Purpose Input/Output (GPIO)
      1. 5.8.1 GPIO Register Description(s)
      2. 5.8.2 GPIO Peripheral Input/Output Electrical Data/Timing
      3. 5.8.3 GPIO Peripheral External Interrupts Electrical Data/Timing
    9. 5.9  EDMA
    10. 5.10 External Memory Interface A (EMIFA)
      1. 5.10.1 EMIFA Asynchronous Memory Support
      2. 5.10.2 EMIFA Synchronous DRAM Memory Support
      3. 5.10.3 EMIFA SDRAM Loading Limitations
      4. 5.10.4 EMIFA Connection Examples
      5. 5.10.5 External Memory Interface A (EMIFA) Registers
      6. 5.10.6 EMIFA Electrical Data/Timing
    11. 5.11 External Memory Interface B (EMIFB)
      1. 5.11.1 EMIFB SDRAM Loading Limitations
      2. 5.11.2 Interfacing to SDRAM
      3. 5.11.3 EMIFB Electrical Data/Timing
    12. 5.12 Memory Protection Units
    13. 5.13 MMC / SD / SDIO (MMCSD)
      1. 5.13.1 MMCSD Peripheral Description
      2. 5.13.2 MMCSD Peripheral Register Description(s)
      3. 5.13.3 MMC/SD Electrical Data/Timing
    14. 5.14 Ethernet Media Access Controller (EMAC)
      1. 5.14.1 EMAC Peripheral Register Description(s)
    15. 5.15 Management Data Input/Output (MDIO)
      1. 5.15.1 MDIO Registers
      2. 5.15.2 Management Data Input/Output (MDIO) Electrical Data/Timing
    16. 5.16 Multichannel Audio Serial Ports (McASP0, McASP1, and McASP2)
      1. 5.16.1 McASP Peripheral Registers Description(s)
      2. 5.16.2 McASP Electrical Data/Timing
        1. 5.16.2.1 Multichannel Audio Serial Port 0 (McASP0) Timing
        2. 5.16.2.2 Multichannel Audio Serial Port 1 (McASP1) Timing
        3. 5.16.2.3 Multichannel Audio Serial Port 2 (McASP2) Timing
    17. 5.17 Serial Peripheral Interface Ports (SPI0, SPI1)
      1. 5.17.1 SPI Peripheral Registers Description(s)
      2. 5.17.2 SPI Electrical Data/Timing
        1. 5.17.2.1 Serial Peripheral Interface (SPI) Timing
    18. 5.18 Enhanced Capture (eCAP) Peripheral
    19. 5.19 Enhanced Quadrature Encoder (eQEP) Peripheral
    20. 5.20 Enhanced High-Resolution Pulse-Width Modulator (eHRPWM)
      1. 5.20.1 Enhanced Pulse Width Modulator (eHRPWM) Timing
      2. 5.20.2 Trip-Zone Input Timing
    21. 5.21 LCD Controller
      1. 5.21.1 LCD Interface Display Driver (LIDD Mode)
      2. 5.21.2 LCD Raster Mode
    22. 5.22 Timers
      1. 5.22.1 Timer Electrical Data/Timing
    23. 5.23 Inter-Integrated Circuit Serial Ports (I2C0, I2C1)
      1. 5.23.1 I2C Device-Specific Information
      2. 5.23.2 I2C Peripheral Registers Description(s)
      3. 5.23.3 I2C Electrical Data/Timing
        1. 5.23.3.1 Inter-Integrated Circuit (I2C) Timing
    24. 5.24 Universal Asynchronous Receiver/Transmitter (UART)
      1. 5.24.1 UART Peripheral Registers Description(s)
      2. 5.24.2 UART Electrical Data/Timing
    25. 5.25 USB1 Host Controller Registers (USB1.1 OHCI)
      1. 5.25.1 USB1 Unused Signal Configuration
    26. 5.26 USB0 OTG (USB2.0 OTG)
      1. 5.26.1 USB2.0 Electrical Data/Timing
      2. 5.26.2 USB0 Unused Signal Configuration
    27. 5.27 Host-Port Interface (UHPI)
      1. 5.27.1 HPI Device-Specific Information
      2. 5.27.2 HPI Peripheral Register Description(s)
      3. 5.27.3 HPI Electrical Data/Timing
    28. 5.28 Power and Sleep Controller (PSC)
      1. 5.28.1 Power Domain and Module Topology
        1. 5.28.1.1 Power Domain States
        2. 5.28.1.2 Module States
    29. 5.29 Programmable Real-Time Unit Subsystem (PRUSS)
      1. 5.29.1 PRUSS Register Descriptions
    30. 5.30 Emulation Logic
      1. 5.30.1 JTAG Port Description
      2. 5.30.2 Scan Chain Configuration Parameters
      3. 5.30.3 Initial Scan Chain Configuration
        1. 5.30.3.1 Adding TAPS to the Scan Chain
      4. 5.30.4 JTAG 1149.1 Boundary Scan Considerations
    31. 5.31 IEEE 1149.1 JTAG
      1. 5.31.1 JTAG Peripheral Register Description(s) - JTAG ID Register (DEVIDR0)
      2. 5.31.2 JTAG Test-Port Electrical Data/Timing
    32. 5.32 Real Time Clock (RTC)
      1. 5.32.1 Clock Source
      2. 5.32.2 Real-Time Clock Registers
  6. 6Device and Documentation Support
    1. 6.1 Device Support
      1. 6.1.1 Development Support
      2. 6.1.2 Device and Development-Support Tool Nomenclature
    2. 6.2 Documentation Support
    3. 6.3 Community Resources
    4. 6.4 Trademarks
    5. 6.5 Electrostatic Discharge Caution
    6. 6.6 Glossary
  7. 7Mechanical Packaging and Orderable Information
    1. 7.1 Thermal Data for ZKB
    2. 7.2 Packaging Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • ZKB|256
散热焊盘机械数据 (封装 | 引脚)
订购信息

3 Device Overview

3.1 Device Characteristics

Table 3-1 provides an overview of the OMAP-L137 low power applications processor. The table shows significant features of the device, including the capacity of on-chip RAM, peripherals, and the package type with pin count.

Table 3-1 Characteristics of the OMAP-L137 Processor

HARDWARE FEATURES OMAP-L137
Peripherals

Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section).

EMIFB 16/32bit, up to 256MB SDRAM
EMIFA Asynchronous (8/16-bit bus width) RAM, Flash, 16bit up to 128MB SDRAM, NOR, NAND
Flash Card Interface MMC and SD cards supported.
EDMA3 32 independent channels, 8 QDMA channels, 2 Transfer controllers
Timers 2 64-Bit General Purpose (each configurable as 2 separate 32-bit timers, 1 configurable as Watch Dog)
UART 3 (one with RTS and CTS flow control)
SPI 2 (each with one hardware chip select)
I2C 2 (both Master/Slave)
Multichannel Audio Serial Port [McASP] 3 (each with transmit/receive, FIFO buffer, 16/12/4 serializers)
10/100 Ethernet MAC with Management Data I/O 1 (RMII Interface)
eHRPWM 6 Single Edge, 6 Dual Edge Symmetric, or 3 Dual Edge Asymmetric Outputs
eCAP 3 32-bit capture inputs or 3 32-bit auxiliary PWM outputs
eQEP 2 32-bit QEP channels with 4 inputs/channel
UHPI 1 (16-bit multiplexed address/data)
USB 2.0 (USB0) High-Speed OTG Controller with on-chip OTG PHY
USB 1.1 (USB1) Full-Speed OHCI (as host) with on-chip PHY
General-Purpose Input/Output Port 8 banks of 16-bit
LCD Controller 1
PRU Subsystem (PRUSS) 2 Programmable PRU Cores
On-Chip Memory Size (Bytes) 488KB RAM
Organization DSP
32KB L1 Program (L1P)/Cache (up to 32KB)
32KB L1 Data (L1D)/Cache (up to 32KB)
256KB Unified Mapped RAM/Cache (L2)
DSP Memories can be made accessible to ARM, EDMA3, and other peripherals. ARM
16KB I-Cache
16KB D-Cache
8KB RAM (Vector Table)
64KB ROM
ADDITIONAL SHARED MEMORY
128KB RAM
C674x CPU ID + CPU Rev ID Control Status Register (CSR.[31:16]) 0x1400
C674x Megamodule Revision Revision ID Register (MM_REVID[15:0]) 0x0000
JTAG BSDL_ID DEVIDR0 register 0x0B7D F02F (Silicon Revision 1.0)
0x8B7D F02F (Silicon Revision 1.1)
0x9B7D F02F (Silicon Revisions 3.0, 2.1, and 2.0)
CPU Frequency MHz 674x DSP at 375 MHz(1.2V) or 456 MHz (1.3V)
ARM926 at 375 MHz(1.2V) or 456 MHz (1.3V)
Voltage Core (V) 1.2V / 1.3V
I/O (V) 3.3 V / 1.8 V (1.8 V for USB only)
Package 17 mm x 17 mm, 256-Ball 1 mm pitch, PBGA (ZKB)
Product Status(1) Product Preview (PP),
Advance Information (AI),
or Production Data (PD)		 375 MHz Versions -PD
456 MHz Version - PD
(1) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

3.2 Device Compatibility

The ARM926EJ-S RISC CPU is compatible with other ARM9 CPUs from ARM Holdings plc.

The C674x DSP core is code-compatible with the C6000™ DSP platform and supports features of both the C64x+ and C67x+ DSP families.

3.3 ARM Subsystem

The ARM Subsystem includes the following features:

  • ARM926EJ-S RISC processor
  • ARMv5TEJ (32/16-bit) instruction set
  • Little endian
  • System Control Co-Processor 15 (CP15)
  • MMU
  • 16KB Instruction cache
  • 16KB Data cache
  • Write Buffer
  • Embedded Trace Module and Embedded Trace Buffer (ETM/ETB)
  • ARM Interrupt controller

3.3.1 ARM926EJ-S RISC CPU

The ARM Subsystem integrates the ARM926EJ-S processor. The ARM926EJ-S processor is a member of ARM9 family of general-purpose microprocessors. This processor is targeted at multi-tasking applications where full memory management, high performance, low die size, and low power are all important. The ARM926EJ-S processor supports the 32-bit ARM and 16 bit THUMB instruction sets, enabling the user to trade off between high performance and high code density. Specifically, the ARM926EJ-S processor supports the ARMv5TEJ instruction set, which includes features for efficient execution of Java byte codes, providing Java performance similar to Just in Time (JIT) Java interpreter, but without associated code overhead.

The ARM926EJ-S processor supports the ARM debug architecture and includes logic to assist in both hardware and software debug. The ARM926EJ-S processor has a Harvard architecture and provides a complete high performance subsystem, including:

  • ARM926EJ -S integer core
  • CP15 system control coprocessor
  • Memory Management Unit (MMU)
  • Separate instruction and data caches
  • Write buffer
  • Separate instruction and data (internal RAM) interfaces
  • Separate instruction and data AHB bus interfaces
  • Embedded Trace Module and Embedded Trace Buffer (ETM/ETB)

For more complete details on the ARM9, refer to the ARM926EJ-S Technical Reference Manual, available at http://www.arm.com

3.3.2 CP15

The ARM926EJ-S system control coprocessor (CP15) is used to configure and control instruction and data caches, Memory Management Unit (MMU), and other ARM subsystem functions. The CP15 registers are programmed using the MRC and MCR ARM instructions, when the ARM in a privileged mode such as supervisor or system mode.

3.3.3 MMU

A single set of two level page tables stored in main memory is used to control the address translation, permission checks and memory region attributes for both data and instruction accesses. The MMU uses a single unified Translation Lookaside Buffer (TLB) to cache the information held in the page tables. The MMU features are:

  • Standard ARM architecture v4 and v5 MMU mapping sizes, domains and access protection scheme.
  • Mapping sizes are:
    • 1MB (sections)
    • 64KB (large pages)
    • 4KB (small pages)
    • 1KB (tiny pages)
  • Access permissions for large pages and small pages can be specified separately for each quarter of the page (subpage permissions)
  • Hardware page table walks
  • Invalidate entire TLB, using CP15 register 8
  • Invalidate TLB entry, selected by MVA, using CP15 register 8
  • Lockdown of TLB entries, using CP15 register 10

3.3.4 Caches and Write Buffer

The size of the Instruction cache is 16KB, Data cache is 16KB. Additionally, the caches have the following features:

  • Virtual index, virtual tag, and addressed using the Modified Virtual Address (MVA)
  • Four-way set associative, with a cache line length of eight words per line (32-bytes per line) and with two dirty bits in the Dcache
  • Dcache supports write-through and write-back (or copy back) cache operation, selected by memory region using the C and B bits in the MMU translation tables
  • Critical-word first cache refilling
  • Cache lockdown registers enable control over which cache ways are used for allocation on a line fill, providing a mechanism for both lockdown, and controlling cache corruption
  • Dcache stores the Physical Address TAG (PA TAG) corresponding to each Dcache entry in the TAG RAM for use during the cache line write-backs, in addition to the Virtual Address TAG stored in the TAG RAM. This means that the MMU is not involved in Dcache write-back operations, removing the possibility of TLB misses related to the write-back address.
  • Cache maintenance operations provide efficient invalidation of, the entire Dcache or Icache, regions of the Dcache or Icache, and regions of virtual memory.

The write buffer is used for all writes to a noncachable bufferable region, write-through region and write misses to a write-back region. A separate buffer is incorporated in the Dcache for holding write-back for cache line evictions or cleaning of dirty cache lines. The main write buffer has 16-word data buffer and a four-address buffer. The Dcache write-back has eight data word entries and a single address entry.

3.3.5 Advanced High-Performance Bus (AHB)

The ARM Subsystem uses the AHB port of the ARM926EJ-S to connect the ARM to the Config bus and the external memories. Arbiters are employed to arbitrate access to the separate D-AHB and I-AHB by the Config Bus and the external memories bus.

3.3.6 Embedded Trace Macrocell (ETM) and Embedded Trace Buffer (ETB)

To support real-time trace, the ARM926EJ-S processor provides an interface to enable connection of an Embedded Trace Macrocell (ETM). The ARM926EJ-S Subsystem in the OMAP-L137 also includes the Embedded Trace Buffer (ETB). The ETM consists of two parts:

  • Trace Port provides real-time trace capability for the ARM9.
  • Triggering facilities provide trigger resources, which include address and data comparators, counter, and sequencers.

The OMAP-L137 trace port is not pinned out and is instead only connected to the Embedded Trace Buffer. The ETB has a 4KB buffer memory. ETB enabled debug tools are required to read/interpret the captured trace data.

This device uses ETM9™ version r2p2 and ETB version r0p1. Documentation on the ETM and ETB is available from ARM Ltd. Reference the 'CoreSight™ ETM9™ Technical Reference Manual, revision r0p1' and the 'ETM9 Technical Reference Manual, revision r2p2'.

3.3.7 ARM Memory Mapping

By default the ARM has access to most on and off chip memory areas, including the DSP Internal memories, EMIFA, EMIFB, and the additional 128K byte on chip shared SRAM. Likewise almost all of the on chip peripherals are accessible to the ARM by default.

To improve security and/or robustness, the device has extensive memory and peripheral protection units which can be configured to limit access rights to the various on/off chip resources to specific hosts; including the ARM as well as other master peripherals. This allows the system tasks to be partitioned between the ARM and DSP as best suites the particular application; while enhancing the overall robustness of the solution.

See Table 3-4 for a detailed top level OMAP-L137 memory map that includes the ARM memory space.

3.4 DSP Subsystem

The DSP Subsystem includes the following features:

  • C674x DSP CPU
  • 32KB L1 Program (L1P)/Cache (up to 32KB)
  • 32KB L1 Data (L1D)/Cache (up to 32KB)
  • 256KB Unified Mapped RAM/Cache (L2)
  • Boot ROM (cannot be used for application code)
  • Little endian

c674x_mmbd_prs483.gifFigure 3-1 C674x Megamodule Block Diagram

3.4.1 C674x DSP CPU Description

The C674x Central Processing Unit (CPU) consists of eight functional units, two register files, and two data paths as shown in Figure 3-2. The two general-purpose register files (A and B) each contain 32 32-bit registers for a total of 64 registers. The general-purpose registers can be used for data or can be data address pointers. The data types supported include packed 8-bit data, packed 16-bit data, 32-bit data, 40-bit data, and 64-bit data. Values larger than 32 bits, such as 40-bit-long or 64-bit-long values are stored in register pairs, with the 32 LSBs of data placed in an even register and the remaining 8 or 32 MSBs in the next upper register (which is always an odd-numbered register).

The eight functional units (.M1, .L1, .D1, .S1, .M2, .L2, .D2, and .S2) are each capable of executing one instruction every clock cycle. The .M functional units perform all multiply operations. The .S and .L units perform a general set of arithmetic, logical, and branch functions. The .D units primarily load data from memory to the register file and store results from the register file into memory.

The C674x CPU combines the performance of the C64x+ core with the floating-point capabilities of the C67x+ core.

Each C674x .M unit can perform one of the following each clock cycle: one 32 x 32 bit multiply, one 16 x 32 bit multiply, two 16 x 16 bit multiplies, two 16 x 32 bit multiplies, two 16 x 16 bit multiplies with add/subtract capabilities, four 8 x 8 bit multiplies, four 8 x 8 bit multiplies with add operations, and four 16 x 16 multiplies with add/subtract capabilities (including a complex multiply). There is also support for Galois field multiplication for 8-bit and 32-bit data. Many communications algorithms such as FFTs and modems require complex multiplication. The complex multiply (CMPY) instruction takes four 16-bit inputs and produces a 32-bit real and a 32-bit imaginary output. There are also complex multiplies with rounding capability that produces one 32-bit packed output that contain 16-bit real and 16-bit imaginary values. The 32 x 32 bit multiply instructions provide the extended precision necessary for high-precision algorithms on a variety of signed and unsigned 32-bit data types.

The .L Unit (or Arithmetic Logic Unit) now incorporates the ability to do parallel add/subtract operations on a pair of common inputs. Versions of this instruction exist to work on 32-bit data or on pairs of 16-bit data performing dual 16-bit add and subtracts in parallel. There are also saturated forms of these instructions.

The C674x core enhances the .S unit in several ways. On the previous cores, dual 16-bit MIN2 and MAX2 comparisons were only available on the .L units. On the C674x core they are also available on the .S unit which increases the performance of algorithms that do searching and sorting. Finally, to increase data packing and unpacking throughput, the .S unit allows sustained high performance for the quad 8-bit/16-bit and dual 16-bit instructions. Unpack instructions prepare 8-bit data for parallel 16-bit operations. Pack instructions return parallel results to output precision including saturation support.

Other new features include:

  • SPLOOP - A small instruction buffer in the CPU that aids in creation of software pipelining loops where multiple iterations of a loop are executed in parallel. The SPLOOP buffer reduces the code size associated with software pipelining. Furthermore, loops in the SPLOOP buffer are fully interruptible.
  • Compact Instructions - The native instruction size for the C6000™ devices is 32 bits. Many common instructions such as MPY, AND, OR, ADD, and SUB can be expressed as 16 bits if the C674x compiler can restrict the code to use certain registers in the register file. This compression is performed by the code generation tools.
  • Instruction Set Enhancement - As noted above, there are new instructions such as 32-bit multiplications, complex multiplications, packing, sorting, bit manipulation, and 32-bit Galois field multiplication.
  • Exceptions Handling - Intended to aid the programmer in isolating bugs. The C674x CPU is able to detect and respond to exceptions, both from internally detected sources (such as illegal op-codes) and from system events (such as a watchdog time expiration).
  • Privilege - Defines user and supervisor modes of operation, allowing the operating system to give a basic level of protection to sensitive resources. Local memory is divided into multiple pages, each with read, write, and execute permissions.
  • Time-Stamp Counter - Primarily targeted for Real-Time Operating System (RTOS) robustness, a free-running time-stamp counter is implemented in the CPU which is not sensitive to system stalls.

For more details on the C674x CPU and its enhancements over the C64x architecture, see the following documents:

  • TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (SPRU732)
  • TMS320C64x Technical Overview (SPRU395)

dg_cpu_prs271.gifFigure 3-2 TMS320C674x CPU (DSP Core) Data Paths

3.4.2 DSP Memory Mapping

The DSP memory map is shown in Section 3.5.

By default the DSP also has access to most on and off chip memory areas, with the exception of the ARM RAM, ROM, and AINTC interrupt controller. The DSP also boots first, and must release the ARM from reset before the ARM can execute any code.

Additionally, the DSP megamodule includes the capability to limit access to its internal memories through its SDMA port; without needing an external MPU unit.

3.4.2.1 ARM Internal Memories

The DSP does not have access to the ARM internal memory.

3.4.2.2 External Memories

The DSP has access to the following External memories:

  • Asynchronous EMIF / SDRAM / NAND / NOR Flash (EMIFA)
  • SDRAM (EMIFB)

3.4.2.3 DSP Internal Memories

The DSP has access to the following DSP memories:

  • L2 RAM
  • L1P RAM
  • L1D RAM

3.4.2.4 C674x CPU

The C674x core uses a two-level cache-based architecture. The Level 1 Program cache (L1P) is 32 KB direct mapped cache and the Level 1 Data cache (L1D) is 32 KB 2-way set associated cache. The Level 2 memory/cache (L2) consists of a 256 KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or a combination of both.

Table 3-2 shows a memory map of the C674x CPU cache registers for the device.

Table 3-2 C674x Cache Registers

BYTE ADDRESS ACRONYM REGISTER DESCRIPTION
0x0184 0000 L2CFG L2 Cache configuration register (See the Technical Reference Manual SPRUH92 for the reset configuration)
0x0184 0020 L1PCFG L1P Size Cache configuration register (See the Technical Reference Manual SPRUH92 for the reset configuration)
0x0184 0024 L1PCC L1P Freeze Mode Cache configuration register
0x0184 0040 L1DCFG L1D Size Cache configuration register (See the Technical Reference Manual SPRUH92 for the reset configuration)
0x0184 0044 L1DCC L1D Freeze Mode Cache configuration register
0x0184 0048 - 0x0184 0FFC - Reserved
0x0184 1000 EDMAWEIGHT L2 EDMA access control register
0x0184 1004 - 0x0184 1FFC - Reserved
0x0184 2000 L2ALLOC0 L2 allocation register 0
0x0184 2004 L2ALLOC1 L2 allocation register 1
0x0184 2008 L2ALLOC2 L2 allocation register 2
0x0184 200C L2ALLOC3 L2 allocation register 3
0x0184 2010 - 0x0184 3FFF - Reserved
0x0184 4000 L2WBAR L2 writeback base address register
0x0184 4004 L2WWC L2 writeback word count register
0x0184 4010 L2WIBAR L2 writeback invalidate base address register
0x0184 4014 L2WIWC L2 writeback invalidate word count register
0x0184 4018 L2IBAR L2 invalidate base address register
0x0184 401C L2IWC L2 invalidate word count register
0x0184 4020 L1PIBAR L1P invalidate base address register
0x0184 4024 L1PIWC L1P invalidate word count register
0x0184 4030 L1DWIBAR L1D writeback invalidate base address register
0x0184 4034 L1DWIWC L1D writeback invalidate word count register
0x0184 4038 - Reserved
0x0184 4040 L1DWBAR L1D writeback base address register
0x0184 4044 L1DWWC L1D writeback word count register
0x0184 4048 L1DIBAR L1D invalidate base address register
0x0184 404C L1DIWC L1D invalidate word count register
0x0184 4050 - 0x0184 4FFF - Reserved
0x0184 5000 L2WB L2 writeback all register
0x0184 5004 L2WBINV L2 writeback invalidate all register
0x0184 5008 L2INV L2 Global Invalidate without writeback
0x0184 500C - 0x0184 5027 - Reserved
0x0184 5028 L1PINV L1P Global Invalidate
0x0184 502C - 0x0184 5039 - Reserved
0x0184 5040 L1DWB L1D Global Writeback
0x0184 5044 L1DWBINV L1D Global Writeback with Invalidate
0x0184 5048 L1DINV L1D Global Invalidate without writeback
0x0184 8000 – 0x0184 80FF MAR0 - MAR63 Reserved 0x0000 0000 – 0x3FFF FFFF
0x0184 8100 – 0x0184 817F MAR64 – MAR95 Memory Attribute Registers for EMIFA SDRAM Data (CS0)
0x4000 0000 – 0x5FFF FFFF
0x0184 8180 – 0x0184 8187 MAR96 - MAR97 Memory Attribute Registers for EMIFA Async Data (CS2)
0x6000 0000 – 0x61FF FFFF
0x0184 8188 – 0x0184 818F MAR98 – MAR99 Memory Attribute Registers for EMIFA Async Data (CS3)
0x6200 0000 – 0x63FF FFFF
0x0184 8190 – 0x0184 8197 MAR100 – MAR101 Memory Attribute Registers for EMIFA Async Data (CS4)
0x6400 0000 – 0x65FF FFFF
0x0184 8198 – 0x0184 819F MAR102 – MAR103 Memory Attribute Registers for EMIFA Async Data (CS5)
0x6600 0000 – 0x67FF FFFF
0x0184 81A0 – 0x0184 81FF MAR104 – MAR127 Reserved 0x6800 0000 – 0x7FFF FFFF
0x0184 8200 MAR128 Memory Attribute Register for Shared RAM 0x8000 0000 – 0x8001 FFFF
Reserved 0x8002 0000 – 0x81FF FFFF
0x0184 8204 – 0x0184 82FF MAR129 – MAR191 Reserved 0x8200 0000 – 0xBFFF FFFF
0x0184 8300 – 0x0184 837F MAR192 – MAR223 Memory Attribute Registers for EMIFB SDRAM Data (CS0)
0xC000 0000 – 0xDFFF FFFF
0x0184 8380 – 0x0184 83FF MAR224 – MAR255 Reserved 0xE000 0000 – 0xFFFF FFFF

Table 3-3 C674x L1/L2 Memory Protection Registers

BYTE ADDRESS ACRONYM REGISTER DESCRIPTION
0x0184 A000 L2MPFAR L2 memory protection fault address register
0x0184 A004 L2MPFSR L2 memory protection fault status register
0x0184 A008 L2MPFCR L2 memory protection fault command register
0x0184 A00C - 0x0184 A0FF - Reserved
0x0184 A100 L2MPLK0 L2 memory protection lock key bits [31:0]
0x0184 A104 L2MPLK1 L2 memory protection lock key bits [63:32]
0x0184 A108 L2MPLK2 L2 memory protection lock key bits [95:64]
0x0184 A10C L2MPLK3 L2 memory protection lock key bits [127:96]
0x0184 A110 L2MPLKCMD L2 memory protection lock key command register
0x0184 A114 L2MPLKSTAT L2 memory protection lock key status register
0x0184 A118 - 0x0184 A1FF - Reserved
0x0184 A200 L2MPPA0 L2 memory protection page attribute register 0
(controls memory address 0x0080 0000 - 0x0080 1FFF)
0x0184 A204 L2MPPA1 L2 memory protection page attribute register 1
(controls memory address 0x0080 2000 - 0x0080 3FFF)
0x0184 A208 L2MPPA2 L2 memory protection page attribute register 2
(controls memory address 0x0080 4000 - 0x0080 5FFF)
0x0184 A20C L2MPPA3 L2 memory protection page attribute register 3
(controls memory address 0x0080 6000 - 0x0080 7FFF)
0x0184 A210 L2MPPA4 L2 memory protection page attribute register 4
(controls memory address 0x0080 8000 - 0x0080 9FFF)
0x0184 A214 L2MPPA5 L2 memory protection page attribute register 5
(controls memory address 0x0080 A000 - 0x0080 BFFF)
0x0184 A218 L2MPPA6 L2 memory protection page attribute register 6
(controls memory address 0x0080 C000 - 0x0080 DFFF)
0x0184 A21C L2MPPA7 L2 memory protection page attribute register 7
(controls memory address 0x0080 E000 - 0x0080 FFFF)
0x0184 A220 L2MPPA8 L2 memory protection page attribute register 8
(controls memory address 0x0081 0000 - 0x0081 1FFF)
0x0184 A224 L2MPPA9 L2 memory protection page attribute register 9
(controls memory address 0x0081 2000 - 0x0081 3FFF)
0x0184 A228 L2MPPA10 L2 memory protection page attribute register 10
(controls memory address 0x0081 4000 - 0x0081 5FFF)
0x0184 A22C L2MPPA11 L2 memory protection page attribute register 11
(controls memory address 0x0081 6000 - 0x0081 7FFF)
0x0184 A230 L2MPPA12 L2 memory protection page attribute register 12
(controls memory address 0x0081 8000 - 0x0081 9FFF)
0x0184 A234 L2MPPA13 L2 memory protection page attribute register 13
(controls memory address 0x0081 A000 - 0x0081 BFFF)
0x0184 A238 L2MPPA14 L2 memory protection page attribute register 14
(controls memory address 0x0081 C000 - 0x0081 DFFF)
0x0184 A23C L2MPPA15 L2 memory protection page attribute register 15
(controls memory address 0x0081 E000 - 0x0081 FFFF)
0x0184 A240 L2MPPA16 L2 memory protection page attribute register 16
(controls memory address 0x0082 0000 - 0x0082 1FFF)
0x0184 A244 L2MPPA17 L2 memory protection page attribute register 17
(controls memory address 0x0082 2000 - 0x0082 3FFF)
0x0184 A248 L2MPPA18 L2 memory protection page attribute register 18
(controls memory address 0x0082 4000 - 0x0082 5FFF)
0x0184 A24C L2MPPA19 L2 memory protection page attribute register 19
(controls memory address 0x0082 6000 - 0x0082 7FFF)
0x0184 A250 L2MPPA20 L2 memory protection page attribute register 20
(controls memory address 0x0082 8000 - 0x0082 9FFF)
0x0184 A254 L2MPPA21 L2 memory protection page attribute register 21
(controls memory address 0x0082 A000 - 0x0082 BFFF)
0x0184 A258 L2MPPA22 L2 memory protection page attribute register 22
(controls memory address 0x0082 C000 - 0x0082 DFFF)
0x0184 A25C L2MPPA23 L2 memory protection page attribute register 23
(controls memory address 0x0082 E000 - 0x0082 FFFF)
0x0184 A260 L2MPPA24 L2 memory protection page attribute register 24
(controls memory address 0x0083 0000 - 0x0083 1FFF)
0x0184 A264 L2MPPA25 L2 memory protection page attribute register 25
(controls memory address 0x0083 2000 - 0x0083 3FFF)
0x0184 A268 L2MPPA26 L2 memory protection page attribute register 26
(controls memory address 0x0083 4000 - 0x0083 5FFF)
0x0184 A26C L2MPPA27 L2 memory protection page attribute register 27
(controls memory address 0x0083 6000 - 0x0083 7FFF)
0x0184 A270 L2MPPA28 L2 memory protection page attribute register 28
(controls memory address 0x0083 8000 - 0x0083 9FFF)
0x0184 A274 L2MPPA29 L2 memory protection page attribute register 29
(controls memory address 0x0083 A000 - 0x0083 BFFF)
0x0184 A278 L2MPPA30 L2 memory protection page attribute register 30
(controls memory address 0x0083 C000 - 0x0083 DFFF)
0x0184 A27C L2MPPA31 L2 memory protection page attribute register 31
(controls memory address 0x0083 E000 - 0x0083 FFFF)
0x0184 A280 L2MPPA32 L2 memory protection page attribute register 32
(controls memory address 0x0070 0000 - 0x0070 7FFF)
0x0184 A284 L2MPPA33 L2 memory protection page attribute register 33
(controls memory address 0x0070 8000 - 0x0070 FFFF)
0x0184 A288 L2MPPA34 L2 memory protection page attribute register 34
(controls memory address 0x0071 0000 - 0x0071 7FFF)
0x0184 A28C L2MPPA35 L2 memory protection page attribute register 35
(controls memory address 0x0071 8000 - 0x0071 FFFF)
0x0184 A290 L2MPPA36 L2 memory protection page attribute register 36
(controls memory address 0x0072 0000 - 0x0072 7FFF)
0x0184 A294 L2MPPA37 L2 memory protection page attribute register 37
(controls memory address 0x0072 8000 - 0x0072 FFFF)
0x0184 A298 L2MPPA38 L2 memory protection page attribute register 38
(controls memory address 0x0073 0000 - 0x0073 7FFF)
0x0184 A29C L2MPPA39 L2 memory protection page attribute register 39
(controls memory address 0x0073 8000 - 0x0073 FFFF)
0x0184 A2A0 L2MPPA40 L2 memory protection page attribute register 40
(controls memory address 0x0074 0000 - 0x0074 7FFF)
0x0184 A2A4 L2MPPA41 L2 memory protection page attribute register 41
(controls memory address 0x0074 8000 - 0x0074 FFFF)
0x0184 A2A8 L2MPPA42 L2 memory protection page attribute register 42
(controls memory address 0x0075 0000 - 0x0075 7FFF)
0x0184 A2AC L2MPPA43 L2 memory protection page attribute register 43
(controls memory address 0x0075 8000 - 0x0075 FFFF)
0x0184 A2B0 L2MPPA44 L2 memory protection page attribute register 44
(controls memory address 0x0076 0000 - 0x0076 7FFF)
0x0184 A2B4 L2MPPA45 L2 memory protection page attribute register 45
(controls memory address 0x0076 8000 - 0x0076 FFFF)
0x0184 A2B8 L2MPPA46 L2 memory protection page attribute register 46
(controls memory address 0x0077 0000 - 0x0077 7FFF)
0x0184 A2BC L2MPPA47 L2 memory protection page attribute register 47
(controls memory address 0x0077 8000 - 0x0077 FFFF)
0x0184 A2C0 L2MPPA48 L2 memory protection page attribute register 48
(controls memory address 0x0078 0000 - 0x0078 7FFF)
0x0184 A2C4 L2MPPA49 L2 memory protection page attribute register 49
(controls memory address 0x0078 8000 - 0x0078 FFFF)
0x0184 A2C8 L2MPPA50 L2 memory protection page attribute register 50
(controls memory address 0x0079 0000 - 0x0079 7FFF)
0x0184 A2CC L2MPPA51 L2 memory protection page attribute register 51
(controls memory address 0x0079 8000 - 0x0079 FFFF)
0x0184 A2D0 L2MPPA52 L2 memory protection page attribute register 52
(controls memory address 0x007A 0000 - 0x007A 7FFF)
0x0184 A2D4 L2MPPA53 L2 memory protection page attribute register 53
(controls memory address 0x007A 8000 - 0x007A FFFF)
0x0184 A2D8 L2MPPA54 L2 memory protection page attribute register 54
(controls memory address 0x007B 0000 - 0x007B 7FFF)
0x0184 A2DC L2MPPA55 L2 memory protection page attribute register 55
(controls memory address 0x007B 8000 - 0x007B FFFF)
0x0184 A2E0 L2MPPA56 L2 memory protection page attribute register 56
(controls memory address 0x007C 0000 - 0x007C 7FFF)
0x0184 A2E4 L2MPPA57 L2 memory protection page attribute register 57
(controls memory address 0x007C 8000 - 0x007C FFFF)
0x0184 A2E8 L2MPPA58 L2 memory protection page attribute register 58
(controls memory address 0x007D 0000 - 0x007D 7FFF)
0x0184 A2EC L2MPPA59 L2 memory protection page attribute register 59
(controls memory address 0x007D 8000 - 0x007D FFFF)
0x0184 A2F0 L2MPPA60 L2 memory protection page attribute register 60
(controls memory address 0x007E 0000 - 0x007E 7FFF)
0x0184 A2F4 L2MPPA61 L2 memory protection page attribute register 61
(controls memory address 0x007E 8000 - 0x007E FFFF)
0x0184 A2F8 L2MPPA62 L2 memory protection page attribute register 62
(controls memory address 0x007F 0000 - 0x007F 7FFF)
0x0184 A2FC L2MPPA63 L2 memory protection page attribute register 63
(controls memory address 0x007F 8000 - 0x007F FFFF)
0x0184 A300 - 0x0184 A3FF - Reserved
0x0184 A400 L1PMPFAR L1P memory protection fault address register
0x0184 A404 L1PMPFSR L1P memory protection fault status register
0x0184 A408 L1PMPFCR L1P memory protection fault command register
0x0184 A40C - 0x0184 A4FF - Reserved
0x0184 A500 L1PMPLK0 L1P memory protection lock key bits [31:0]
0x0184 A504 L1PMPLK1 L1P memory protection lock key bits [63:32]
0x0184 A508 L1PMPLK2 L1P memory protection lock key bits [95:64]
0x0184 A50C L1PMPLK3 L1P memory protection lock key bits [127:96]
0x0184 A510 L1PMPLKCMD L1P memory protection lock key command register
0x0184 A514 L1PMPLKSTAT L1P memory protection lock key status register
0x0184 A518 - 0x0184 A5FF - Reserved
0x0184 A600 - 0x0184 A63F - Reserved (1)
0x0184 A640 L1PMPPA16 L1P memory protection page attribute register 16
(controls memory address 0x00E0 0000 - 0x00E0 07FF)
0x0184 A644 L1PMPPA17 L1P memory protection page attribute register 17
(controls memory address 0x00E0 0800 - 0x00E0 0FFF)
0x0184 A648 L1PMPPA18 L1P memory protection page attribute register 18
(controls memory address 0x00E0 1000 - 0x00E0 17FF)
0x0184 A64C L1PMPPA19 L1P memory protection page attribute register 19
(controls memory address 0x00E0 1800 - 0x00E0 1FFF)
0x0184 A650 L1PMPPA20 L1P memory protection page attribute register 20
(controls memory address 0x00E0 2000 - 0x00E0 27FF)
0x0184 A654 L1PMPPA21 L1P memory protection page attribute register 21
(controls memory address 0x00E0 2800 - 0x00E0 2FFF)
0x0184 A658 L1PMPPA22 L1P memory protection page attribute register 22
(controls memory address 0x00E0 3000 - 0x00E0 37FF)
0x0184 A65C L1PMPPA23 L1P memory protection page attribute register 23
(controls memory address 0x00E0 3800 - 0x00E0 3FFF)
0x0184 A660 L1PMPPA24 L1P memory protection page attribute register 24
(controls memory address 0x00E0 4000 - 0x00E0 47FF)
0x0184 A664 L1PMPPA25 L1P memory protection page attribute register 25
(controls memory address 0x00E0 4800 - 0x00E0 4FFF)
0x0184 A668 L1PMPPA26 L1P memory protection page attribute register 26
(controls memory address 0x00E0 5000 - 0x00E0 57FF)
0x0184 A66C L1PMPPA27 L1P memory protection page attribute register 27
(controls memory address 0x00E0 5800 - 0x00E0 5FFF)
0x0184 A670 L1PMPPA28 L1P memory protection page attribute register 28
(controls memory address 0x00E0 6000 - 0x00E0 67FF)
0x0184 A674 L1PMPPA29 L1P memory protection page attribute register 29
(controls memory address 0x00E0 6800 - 0x00E0 6FFF)
0x0184 A678 L1PMPPA30 L1P memory protection page attribute register 30
(controls memory address 0x00E0 7000 - 0x00E0 77FF)
0x0184 A67C L1PMPPA31 L1P memory protection page attribute register 31
(controls memory address 0x00E0 7800 - 0x00E0 7FFF)
0x0184 A67F – 0x0184 ABFF - Reserved
0x0184 AC00 L1DMPFAR L1D memory protection fault address register
0x0184 AC04 L1DMPFSR L1D memory protection fault status register
0x0184 AC08 L1DMPFCR L1D memory protection fault command register
0x0184 AC0C - 0x0184 ACFF - Reserved
0x0184 AD00 L1DMPLK0 L1D memory protection lock key bits [31:0]
0x0184 AD04 L1DMPLK1 L1D memory protection lock key bits [63:32]
0x0184 AD08 L1DMPLK2 L1D memory protection lock key bits [95:64]
0x0184 AD0C L1DMPLK3 L1D memory protection lock key bits [127:96]
0x0184 AD10 L1DMPLKCMD L1D memory protection lock key command register
0x0184 AD14 L1DMPLKSTAT L1D memory protection lock key status register
0x0184 AD18 - 0x0184 ADFF - Reserved
0x0184 AE00 - 0x0184 AE3F - Reserved (2)
0x0184 AE40 L1DMPPA16 L1D memory protection page attribute register 16
(controls memory address 0x00F0 0000 - 0x00F0 07FF)
0x0184 AE44 L1DMPPA17 L1D memory protection page attribute register 17
(controls memory address 0x00F0 0800 - 0x00F0 0FFF)
0x0184 AE48 L1DMPPA18 L1D memory protection page attribute register 18
(controls memory address 0x00F0 1000 - 0x00F0 17FF)
0x0184 AE4C L1DMPPA19 L1D memory protection page attribute register 19
(controls memory address 0x00F0 1800 - 0x00F0 1FFF)
0x0184 AE50 L1DMPPA20 L1D memory protection page attribute register 20
(controls memory address 0x00F0 2000 - 0x00F0 27FF)
0x0184 AE54 L1DMPPA21 L1D memory protection page attribute register 21
(controls memory address 0x00F0 2800 - 0x00F0 2FFF)
0x0184 AE58 L1DMPPA22 L1D memory protection page attribute register 22
(controls memory address 0x00F0 3000 - 0x00F0 37FF)
0x0184 AE5C L1DMPPA23 L1D memory protection page attribute register 23
(controls memory address 0x00F0 3800 - 0x00F0 3FFF)
0x0184 AE60 L1DMPPA24 L1D memory protection page attribute register 24
(controls memory address 0x00F0 4000 - 0x00F0 47FF)
0x0184 AE64 L1DMPPA25 L1D memory protection page attribute register 25
(controls memory address 0x00F0 4800 - 0x00F0 4FFF)
0x0184 AE68 L1DMPPA26 L1D memory protection page attribute register 26
(controls memory address 0x00F0 5000 - 0x00F0 57FF)
0x0184 AE6C L1DMPPA27 L1D memory protection page attribute register 27
(controls memory address 0x00F0 5800 - 0x00F0 5FFF)
0x0184 AE70 L1DMPPA28 L1D memory protection page attribute register 28
(controls memory address 0x00F0 6000 - 0x00F0 67FF)
0x0184 AE74 L1DMPPA29 L1D memory protection page attribute register 29
(controls memory address 0x00F0 6800 - 0x00F0 6FFF)
0x0184 AE78 L1DMPPA30 L1D memory protection page attribute register 30
(controls memory address 0x00F0 7000 - 0x00F0 77FF)
0x0184 AE7C L1DMPPA31 L1D memory protection page attribute register 31
(controls memory address 0x00F0 7800 - 0x00F0 7FFF)
0x0184 AE80 – 0x0185 FFFF - Reserved
(1) These addresses correspond to the L1P memory protection page attribute registers 0-15 (L1PMPPA0-L1PMPPA15) of the C674x megamaodule. These registers are not supported for this device.
(2) These addresses correspond to the L1D memory protection page attribute registers 0-15 (L1DMPPA0-L1DMPPA15) of the C674x megamaodule. These registers are not supported for this device.

See Table 3-4 for a detailed top level OMAP-L137 memory map that includes the DSP memory space.

3.5 Memory Map Summary

Note: Read/Write accesses to illegal or reserved addresses in the memory map may cause undefined behavior.

Table 3-4 OMAP-L137 Top Level Memory Map

Start Address End Address Size ARM Mem Map DSP Mem Map EDMA Mem Map PRUSS Mem Map Master Peripheral Mem Map LCDC Mem Map
0x0000 0000 0x0000 0FFF 4K - PRUSS Local Address Space
0x0000 1000 0x006F FFFF -
0x0070 0000 0x007F FFFF 1024K - DSP L2 ROM (1) -
0x0080 0000 0x0083 FFFF 256K - DSP L2 RAM -
0x0084 0000 0x00DF FFFF -
0x00E0 0000 0x00E0 7FFF 32K - DSP L1P RAM -
0x00E0 8000 0x00EF FFFF -
0x00F0 0000 0x00F0 7FFF 32K - DSP L1D RAM -
0x00F0 8000 0x017F FFFF -
0x0180 0000 0x0180 FFFF 64K - DSP Interrupt Controller -
0x0181 0000 0x0181 0FFF 4K - DSP Powerdown Controller -
0x0181 1000 0x0181 1FFF 4K - DSP Security ID -
0x0181 2000 0x0181 2FFF 4K - DSP Revision ID -
0x0181 3000 0x0181 FFFF 52K - - -
0x0182 0000 0x0182 FFFF 64K - DSP EMC -
0x0183 0000 0x0183 FFFF 64K - DSP Internal Reserved -
0x0184 0000 0x0184 FFFF 64K - DSP Memory System -
0x0185 0000 0x01BB FFFF -
0x01BC 0000 0x01BC 0FFF 4K ARM ETB memory -
0x01BC 1000 0x01BC 17FF 2K ARM ETB reg -
0x01BC 1800 0x01BC 18FF 256 ARM Ice Crusher -
0x01BC 1900 0x01BF FFFF -
0x01C0 0000 0x01C0 7FFF 32K EDMA3 Channel Controller -
0x01C0 8000 0x01C0 83FF 1024 EDMA3 Transfer Controller 0 -
0x01C0 8400 0x01C0 87FF 1024 EDMA3 Transfer Controller 1 -
0x01C0 8800 0x01C0 FFFF -
0x01C1 0000 0x01C1 0FFF 4K PSC 0 -
0x01C1 1000 0x01C1 1FFF 4K PLL Controller -
0x01C1 2000 0x01C1 3FFF -
0x01C1 4000 0x01C1 4FFF 4K SYSCFG -
0x01C1 5000 0x01C1 5FFF -
0x01C1 6000 0x01C1 6FFF -
0x01C1 7000 0x01C1 7FFF -
0x01C1 8000 0x01C1 FFFF -
0x01C2 0000 0x01C2 0FFF 4K Timer64P 0 -
0x01C2 1000 0x01C2 1FFF 4K Timer64P 1 -
0x01C2 2000 0x01C2 2FFF 4K I2C 0 -
0x01C2 3000 0x01C2 3FFF 4K RTC -
0x01C2 4000 0x01C2 4FFF - -
0x01C2 5000 0x01C3 FFFF -
0x01C4 0000 0x01C4 0FFF 4K MMC/SD 0 -
0x01C4 1000 0x01C4 1FFF 4K SPI 0 -
0x01C4 2000 0x01C4 2FFF 4K UART 0 -
0x01C4 3000 0x01CF FFFF -
0x01D0 0000 0x01D0 0FFF 4K McASP 0 Control -
0x01D0 1000 0x01D0 1FFF 4K McASP 0 AFIFO Control -
0x01D0 2000 0x01D0 2FFF 4K McASP 0 Data -
0x01D0 3000 0x01D0 3FFF -
0x01D0 4000 0x01D0 4FFF 4K McASP 1 Control -
0x01D0 5000 0x01D0 5FFF 4K McASP 1 AFIFO Control -
0x01D0 6000 0x01D0 6FFF 4K McASP 1 Data -
0x01D0 7000 0x01D0 7FFF -
0x01D0 8000 0x01D0 8FFF 4K McASP 2 Control -
0x01D0 9000 0x01D0 9FFF 4K McASP 2 AFIFO Control -
0x01D0 A000 0x01D0 AFFF 4K McASP 2 Data -
0x01D0 B000 0x01D0 BFFF -
0x01D0 C000 0x01D0 CFFF 4K UART 1 -
0x01D0 D000 0x01D0 DFFF 4K UART 2 -
0x01D0 E000 0x01DF FFFF -
0x01E0 0000 0x01E0 FFFF 64K USB0 -
0x01E1 0000 0x01E1 0FFF 4K UHPI -
0x01E1 1000 0x01E1 1FFF -
0x01E1 2000 0x01E1 2FFF 4K SPI 1 -
0x01E1 3000 0x01E1 3FFF 4K LCD Controller -
0x01E1 4000 0x01E1 4FFF 4K Memory Protection Unit 1 (MPU 1) -
0x01E1 5000 0x01E1 5FFF 4K Memory Protection Unit 2 (MPU 2) -
0x01E1 6000 0x01E1 FFFF -
0x01E2 0000 0x01E2 1FFF 8K EMAC Control Module RAM -
0x01E2 2000 0x01E2 2FFF 4K EMAC Control Module Registers -
0x01E2 3000 0x01E2 3FFF 4K EMAC Control Registers -
0x01E2 4000 0x01E2 4FFF 4K EMAC MDIO port -
0x01E2 5000 0x01E2 5FFF 4K USB1 -
0x01E2 6000 0x01E2 6FFF 4K GPIO -
0x01E2 7000 0x01E2 7FFF 4K PSC 1 -
0x01E2 8000 0x01E2 8FFF 4K I2C 1 -
0x01E2 9000 0x01EF FFFF -
0x01F0 0000 0x01F0 0FFF 4K eHRPWM 0 -
0x01F0 1000 0x01F0 1FFF 4K HRPWM 0 -
0x01F0 2000 0x01F0 2FFF 4K eHRPWM 1 -
0x01F0 3000 0x01F0 3FFF 4K HRPWM 1 -
0x01F0 4000 0x01F0 4FFF 4K eHRPWM 2 -
0x01F0 5000 0x01F0 5FFF 4K HRPWM 2 -
0x01F0 6000 0x01F0 6FFF 4K ECAP 0 -
0x01F0 7000 0x01F0 7FFF 4K ECAP 1 -
0x01F0 8000 0x01F0 8FFF 4K ECAP 2 -
0x01F0 9000 0x01F0 9FFF 4K EQEP 0 -
0x01F0 A000 0x01F0 AFFF 4K EQEP 1 -
0x01F0 B000 0x116F FFFF -
0x1170 0000 0x117F FFFF 1024K DSP L2 ROM (1) -
0x1180 0000 0x1183 FFFF 256K DSP L2 RAM -
0x1184 0000 0x11DF FFFF -
0x11E0 0000 0x11E0 7FFF 32K DSP L1P RAM -
0x11E0 8000 0x11EF FFFF -
0x11F0 0000 0x11F0 7FFF 32K DSP L1D RAM -
0x11F0 8000 0x3FFF FFFF -
0x4000 0000 0x47FF FFFF 128M EMIFA SDRAM data (CS0) -
0x4800 0000 0x5FFF FFFF
0x6000 0000 0x61FF FFFF 32M EMIFA async data (CS2) -
0x6200 0000 0x63FF FFFF 32M EMIFA async data (CS3) -
0x6400 0000 0x65FF FFFF 32M EMIFA async data (CS4) -
0x6600 0000 0x67FF FFFF 32M EMIFA async data (CS5) -
0x6800 0000 0x6800 7FFF 32K EMIFA Control Registers -
0x6800 8000 0x7FFF FFFF -
0x8000 0000 0x8001 FFFF 128K Shared RAM -
0x8002 0000 0xAFFF FFFF -
0xB000 0000 0xB000 7FFF 32K EMIFB Control Registers
0xB000 8000 0xBFFF FFFF -
0xC000 0000 0xCFFF FFFF 256M EMIFB SDRAM Data
0xD000 0000 0xFFFC FFFF -
0xFFFD 0000 0xFFFD FFFF 64K ARM local ROM -
0xFFFE 0000 0xFFFE DFFF -
0xFFFE E000 0xFFFE FFFF 8K ARM Interrupt Controller -
0xFFFF 0000 0xFFFF 1FFF 8K ARM local RAM - ARM Local RAM (PRU0 only)
0xFFFF 2000 0xFFFF FFFF -
(1) The DSP L2 ROM is used for boot purposes and cannot be programmed with application code

3.6 Pin Assignments

Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package. Pin multiplexing is controlled using a combination of hardware configuration at device reset and software programmable register settings.

3.6.1 Pin Map (Bottom View)

Figure 3-3 shows the pin assignments for the ZKB package.

pinmap_1_prs483.gifFigure 3-3 Pin Map (ZKB)

3.7 Terminal Functions

Table 3-5 to Table 3-25 identify the external signal names, the associated pin/ball numbers along with the mechanical package designator, the pin type (I, O, IO, OZ, or PWR), whether the pin/ball has any internal pullup/pulldown resistors, whether the pin/ball is configurable as an IO in GPIO mode, and a functional pin description.

3.7.1 Device Reset and JTAG

Table 3-5 Reset and JTAG Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) DESCRIPTION
ZKB
RESET
RESET G3 I Device reset input
AMUTE0/RESETOUT L4 O(3) IPD Reset output. Multiplexed with McASP0 mute output.
JTAG
TMS J1 I IPU JTAG test mode select
TDI J2 I IPU JTAG test data input
TDO J3 O IPD JTAG test data output
TCK H3 I IPU JTAG test clock
TRST J4 I IPD JTAG test reset
EMU[0]/GP7[15] J5 I/O IPU Emulation Signal
RTCK/GP7[14] K1 I/O IPD JTAG Test Clock Return Clock Output
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3) Open drain mode for RESETOUT function.

3.7.2 High-Frequency Oscillator and PLL

Table 3-6 High-Frequency Oscillator and PLL Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) DESCRIPTION
ZKB
EMA_CLK/OBSCLK/AHCLKR2/GP1[15] R12 O IPU PLL Observation Clock
1.2-V OSCILLATOR
OSCIN F2 I Oscillator input
OSCOUT F1 O Oscillator output
OSCVSS E2 GND Oscillator ground (for filter only)
1.2-V PLL
PLL0_VDDA D1 PWR PLL analog VDD (1.2-V filtered supply)
PLL0_VSSA E1 GND PLL analog VSS (for filter)
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.3 Real-Time Clock and 32-kHz Oscillator

Table 3-7 Real-Time Clock (RTC) and 1.2-V, 32-kHz Oscillator Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) DESCRIPTION
ZKB
RTC_CVDD G1 PWR RTC module core power (isolated from rest of chip CVDD)
RTC_XI H1 I Low-frequency (32-kHz) oscillator receiver for real-time clock
RTC_XO H2 O Low-frequency (32-kHz) oscillator driver for real-time clock
RTC_Vss G2 GND Oscillator ground (for filter)
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.4 External Memory Interface A (ASYNC, SDRAM)

Table 3-8 External Memory Interface A (EMIFA) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
EMA_D[15]/UHPI_HD[15]/LCD_D[15]/GP0[15] M16 I/O IPD UHPI, LCD, GPIO EMIFA data bus
EMA_D[14]/UHPI_HD[14]/LCD_D[14]/GP0[14] N14 I/O IPD
EMA_D[13]/UHPI_HD[13]/LCD_D[13]/GP0[13] N16 I/O IPD
EMA_D[12]/UHPI_HD[12]/LCD_D[12]/GP0[12] P14 I/O IPD
EMA_D[11]/UHPI_HD[11]/LCD_D[11]/GP0[11] P16 I/O IPD
EMA_D[10]/UHPI_HD[10]/LCD_D[10]/GP0[10] R14 I/O IPD
EMA_D[9]/UHPI_HD[9]/LCD_D[9]/GP0[9] T14 I/O IPD
EMA_D[8]/UHPI_HD[8]/LCD_D[8]/GP0[8] N12 I/O IPD
EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] M15 I/O IPU MMC/SD, UHPI, GPIO, BOOT
EMA_D[6]/MMCSD_DAT[6]/UHPI_HD[6]/GP0[6] N13 I/O IPU MMC/SD, UHPI, GPIO
EMA_D[5]/MMCSD_DAT[5]/UHPI_HD[5]/GP0[5] N15 I/O IPU
EMA_D[4]/MMCSD_DAT[4]/UHPI_HD[4]/GP0[4] P13 I/O IPU
EMA_D[3]/MMCSD_DAT[3]/UHPI_HD[3]/GP0[3] P15 I/O IPU
EMA_D[2]/MMCSD_DAT[2]/UHPI_HD[2]/GP0[2] R13 I/O IPU
EMA_D[1]/MMCSD_DAT[1]/UHPI_HD[1]/GP0[1] R15 I/O IPU
EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] T13 I/O IPU MMC/SD, UHPI, GPIO, BOOT
EMA_A[12]/LCD_MCLK/GP1[12] N11 O IPU LCD, GPIO EMIFA address bus
EMA_A[11]/LCD_AC_ENB_CS/GP1[11] P11 O IPU
EMA_A[10]/LCD_VSYNC/GP1[10] N8 O IPU
EMA_A[9]/LCD_HSYNC/GP1[9] R11 O IPU
EMA_A[8]/LCD_PCLK/GP1[8] T11 O IPU
EMA_A[7]/LCD_D[0]/GP1[7] N10 O IPD
EMA_A[6]/LCD_D[1]/GP1[6] P10 O IPD
EMA_A[5]/LCD_D[2]/GP1[5] R10 O IPD
EMA_A[4]/LCD_D[3]/GP1[4] T10 O IPD
EMA_A[3]/LCD_D[6]/GP1[3] N9 O IPD
EMA_A[2]/MMCSD_CMD/UHPI_HCNTL1/GP1[2] P9 O IPU MMCSD, UHPI, GPIO EMIFA address bus
EMA_A[1]/MMCSD_CLK/UHPI_HCNTL0/GP1[1] R9 O IPU
EMA_A[0]/LCD_D[7]/GP1[0] T9 O IPD LCD, GPIO
EMA_BA[1]/LCD_D[5]/UHPI_HHWIL/GP1[13] P8 O IPU LCD, UHPI, GPIO EMIFA bank address
EMA_BA[0]/LCD_D[4]/GP1[14] R8 O IPU LCD, GPIO
EMA_CLK/OBSCLK/AHCLKR2/GP1[15] R12 O IPU McASP2, GPIO, OBSCLK EMIFA clock
EMA_SDCKE/GP2[0] T12 O IPU GPIO EMIFA SDRAM clock enable
EMA_RAS/EMA_CS[5]/GP2[2] N7 O IPU EMIF A chip select, GPIO EMIFA SDRAM row address strobe
EMA_CAS/EMA_CS[4]/GP2[1] L16 O IPU EMIFA SDRAM column address strobe
EMA_RAS/EMA_CS[5]/GP2[2] N7 O IPU EMIF A SDRAM, GPIO EMIFA Async Chip Select
EMA_CAS/EMA_CS[4]/GP2[1] L16 O IPU
EMA_CS[3]/AMUTE2/GP2[6] T7 O IPU McASP2, GPIO
EMA_CS[2]/UHPI_HCS/GP2[5]/BOOT[15] P7 O IPU UHPI, GPIO, BOOT
EMA_CS[0]/UHPI_HAS/GP2[4] T8 O IPU UHPI, GPIO EMIFA SDRAM chip select
EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] M13 O IPU UHPI, MCASP0, GPIO, BOOT EMIFA SDRAM write enable
EMA_WE_DQM[1]/UHPI_HDS2/AXR0[14]/GP2[8] P12 O IPU UHPI, McASP, GPIO EMIFA write enable/data mask for EMA_D[15:8]
EMA_WE_DQM[0]/UHPI_HINT/AXR0[15]/GP2[9] M14 O IPU EMIFA write enable/data mask for EMA_D[7:0]
EMA_OE/UHPI_HDS1/AXR0[13]/GP2[7] R7 O IPU UHPI, McASP0, GPIO EMIFA output enable
EMA_WAIT[0]/UHPI_HRDY/GP2[10] N6 I IPU UHPI, GPIO EMIFA wait input/interrupt
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.5 External Memory Interface B (only SDRAM)

Table 3-9 External Memory Interface B (EMIFB) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
EMB_D[31] G14 I/O IPD EMIFB SDRAM data bus
EMB_D[30] F15 I/O IPD
EMB_D[29] F14 I/O IPD
EMB_D[28] E15 I/O IPD
EMB_D[27] E14 I/O IPD
EMB_D[26] A14 I/O IPD
EMB_D[25] B14 I/O IPD
EMB_D[24] A13 I/O IPD
EMB_D[23] L15 I/O IPD
EMB_D[22] L14 I/O IPD
EMB_D[21] K16 I/O IPD
EMB_D[20] K13 I/O IPD
EMB_D[19] J14 I/O IPD
EMB_D[18] H15 I/O IPD
EMB_D[17] H14 I/O IPD
EMB_D[16] G15 I/O IPD
EMB_D[15]/GP6[15] F13 I/O IPD GPIO
EMB_D[14]/GP6[14] E16 I/O IPD
EMB_D[13]/GP6[13] E13 I/O IPD
EMB_D[12]/GP6[12] D16 I/O IPD
EMB_D[11]/GP6[11] D15 I/O IPD
EMB_D[10]/GP6[10] D14 I/O IPD
EMB_D[9]/GP6[9] D13 I/O IPD
EMB_D[8]/GP6[8] C16 I/O IPD
EMB_D[7]/GP6[7] J16 I/O IPD
EMB_D[6]/GP6[6] J15 I/O IPD
EMB_D[5]/GP6[5] J13 I/O IPD
EMB_D[4]/GP6[4] H16 I/O IPD
EMB_D[3]/GP6[3] H13 I/O IPD
EMB_D[2]/GP6[2] G16 I/O IPD
EMB_D[1]/GP6[1] G13 I/O IPD
EMB_D[0]/GP6[0] F16 I/O IPD
EMB_A[12]/GP3[13] B15 O IPD GPIO EMIFB SDRAM row/column address bus
EMB_A[11]/GP7[13] B12 O IPD
EMB_A[10]/GP7[12] A9 O IPD
EMB_A[9]/GP7[11] C12 O IPD
EMB_A[8]/GP7[10] D12 O IPD
EMB_A[7]/GP7[9] A11 O IPD
EMB_A[6]/GP7[8] B11 O IPD
EMB_A[5]/GP7[7] C11 O IPD
EMB_A[4]/GP7[6] D11 O IPD GPIO EMIFB SDRAM row/column address
EMB_A[3]/GP7[5] A10 O IPD
EMB_A[2]/GP7[4] B10 O IPD
EMB_A[1]/GP7[3] C10 O IPD
EMB_A[0]/GP7[2] D10 O IPD
EMB_BA[1]/GP7[0] B9 O IPU EMIFB SDRAM bank address
EMB_BA[0]/GP7[1] C9 O IPU
EMB_CLK C14 O IPU EMIF SDRAM clock
EMB_SDCKE C13 O IPU EMIFB SDRAM clock enable
EMB_WE K15 O IPU EMIFB write enable
EMB_RAS A8 O IPU EMIFB SDRAM row address strobe
EMB_CAS L13 O IPU EMIFB column address strobe
EMB_CS[0] D9 O IPU EMIFB SDRAM chip select 0
EMB_WE_DQM[3] A12 O IPU EMIFB write enable/data mask for EMB_D
EMB_WE_DQM[2] B13 O IPU
EMB_WE_DQM[1]/GP5[14] C15 O IPU GPIO
EMB_WE_DQM[0]/GP5[15] K14 O IPU
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.6 Serial Peripheral Interface Modules (SPI0, SPI1)

Table 3-10 Serial Peripheral Interface (SPI) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
SPI0
SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4] N4 I/O IPU UART0, EQEP0B, GPIO, BOOT SPI0 chip select
SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3] R5 I/O IPU UART0, EQEP0A, GPIO, BOOT SPI0 enable
SPI0_CLK/EQEP1I/GP5[2]/BOOT[2] T5 I/O IPD eQEP1, GPIO, BOOT SPI0 clock
SPI0_SIMO[0]/EQEP0S/GP5[1]/BOOT[1] P6 I/O IPD eQEP0, GPIO, BOOT SPI0 data slave-in-master-out
SPI0_SOMI[0]/EQEP0I/GP5[0]/BOOT[0] R6 I/O IPD SPI0 data slave-out-master-in
SPI1
SPI1_SCS[0]/UART2_TXD/GP5[13] P4 I/O IPU UART2, GPIO SPI1 chip select
SPI1_ENA/UART2_RXD/GP5[12] R4 I/O IPU SPI1 enable
SPI1_CLK/EQEP1S/GP5[7]/BOOT[7] T6 I/O IPD eQEP1, GPIO, BOOT SPI1 clock
SPI1_SIMO[0]/I2C1_SDA/GP5[6]/BOOT[6] N5 I/O IPU I2C1, GPIO, BOOT SPI1 data slave-in-master-out
SPI1_SOMI[0]/I2C1_SCL/GP5[5]/BOOT[5] P5 I/O IPU SPI1 data slave-out-master-in
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.7 Enhanced Capture/Auxiliary PWM Modules (eCAP0, eCAP1, eCAP2)

The eCAP Module pins function as either input captures or auxilary PWM 32-bit outputs, depending upon how the eCAP module is programmed.

Table 3-11 Enhanced Capture Module (eCAP) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
eCAP0
ACLKX0/ECAP0/APWM0/GP2[12] C5 I/O IPD McASP0, GPIO enhanced capture 0 input or auxiliary PWM 0 output
eCAP1
ACLKR0/ECAP1/APWM1/GP2[15] B4 I/O IPD McASP0, GPIO enhanced capture 1 input or auxiliary PWM 1 output
eCAP2
ACLKR1/ECAP2/APWM2/GP4[12] L2 I/O IPD McASP1, GPIO enhanced capture 2 input or auxiliary PWM 2 output
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.8 Enhanced Pulse Width Modulators (eHRPWM0, eHRPWM1, eHRPWM2)

Table 3-12 Enhanced Pulse Width Modulator (eHRPWM) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
eHRPWM0
ACLKX1/EPWM0A/GP3[15] K3 I/O IPD McASP1, GPIO eHRPWM0 A output (with high-resolution)
AHCLKX1/EPWM0B/GP3[14] K2 I/O IPD eHRPWM0 B output
AMUTE1/EPWMTZ/GP4[14] D4 I/O IPD McASP1, eHRPWM1, GPIO, eHRPWM2 eHRPWM0 trip zone input
AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10] K4 I/O IPD McASP1, eHRPWM0, GPIO Sync input to eHRPWM0 module or sync output to external PWM
eHRPWM1
AXR1[8]/EPWM1A/GP4[8] M2 I/O IPD McASP1, GPIO eHRPWM1 A output (with high-resolution)
AXR1[7]/EPWM1B/GP4[7] M3 I/O IPD eHRPWM1 B output
AMUTE1/EPWMTZ/GP4[14] D4 I/O IPD McASP1, eHRPWM1, GPIO, eHRPWM2 eHRPWM1 trip zone input
eHRPWM2
AXR1[6]/EPWM2A/GP4[6] M4 I/O IPD McASP1, GPIO eHRPWM2 A output (with high-resolution)
AXR1[5]/EPWM2B/GP4[5] N1 I/O IPD eHRPWM2 B output
AMUTE1/EPWMTZ/GP4[14] D4 I/O IPD McASP1, eHRPWM1, GPIO, eHRPWM2 eHRPWM2 trip zone input
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.9 Enhanced Quadrature Encoder Pulse Module (eQEP)

Table 3-13 Enhanced Quadrature Encoder Pulse Module (eQEP) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
eQEP0
SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3] R5 I IPU SPI0, UART0, GPIO, BOOT eQEP0A quadrature input
SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4] N4 I IPU eQEP0B quadrature input
SPI0_SOMI[0]/EQEP0I/GP5[0]/BOOT[0] R6 I IPD SPI0, GPIO, BOOT eQEP0 index
SPI0_SIMO[0]/EQEP0S/GP5[1]/BOOT[1] P6 I IPD eQEP0 strobe
eQEP1
AXR1[3]/EQEP1A/GP4[3] P1 I IPD McASP1, GPIO eQEP1A quadrature input
AXR1[4]/EQEP1B/GP4[4] N2 I IPD eQEP1B quadrature input
SPI0_CLK/EQEP1I/GP5[2]/BOOT[2] T5 I IPD SPI0, GPIO, BOOT eQEP1 index
SPI1_CLK/EQEP1S/GP5[7]/BOOT[7] T6 I IPD SPI1, GPIO, BOOT eQEP1 strobe
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.10 Boot

Table 3-14 Boot Mode Selection Terminal Functions(3)

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
EMA_CS[2]/UHPI_HCS/GP2[5]/BOOT[15] P7 I IPU EMIFA, UHPI, GPIO Boot Mode Selection Pins
EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] M13 I IPU EMIFA, UHPI, McASP0, GPIO
EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] M15 I IPU EMIFA, MMC/SD, UHPI, GPIO
EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] T13 I IPU
AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11] A4 I IPD McASP0, EMAC, GPIO
AFSX0/GP2[13]/BOOT[10] D5 I IPD McASP0, GPIO
UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] P3 I IPU UART0, I2C0, Timer0, GPIO
UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] R3 I IPU UART0, I2C0, Timer0, GPIO
SPI1_CLK/EQEP1S/GP5[7]/BOOT[7] T6 I IPD SPI1, eQEP1, GPIO
SPI1_SIMO[0]/I2C1_SDA/GP5[6]/BOOT[6] N5 I IPU SPI1, I2C1, GPIO
SPI1_SOMI[0]/I2C1_SCL/GP5[5]/BOOT[5] P5 I IPU
SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4] N4 I IPU SPI0, UART0, eQEP0, GPIO
SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3] R5 I IPU SPI0, UART0, eQEP0, GPIO
SPI0_CLK/EQEP1I/GP5[2]/BOOT[2] T5 I IPD SPI0, eQEP1, GPIO
SPI0_SIMO[0]/EQEP0S/GP5[1]/BOOT[1] P6 I IPD SPI0, eQEP0, GPIO
SPI0_SOMI[0]/EQEP0I/GP5[0]/BOOT[0] R6 I IPD
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3) Boot decoding will be defined in the ROM datasheet.

3.7.11 Universal Asynchronous Receiver/Transmitters (UART0, UART1, UART2)

Table 3-15 Universal Asynchronous Receiver/Transmitter (UART) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
UART0
UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] R3 I IPU I2C0, BOOT, Timer0, GPIO, UART0 receive data
UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] P3 O IPU I2C0, Timer0, GPIO, BOOT UART0 transmit data
SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/BOOT[4] N4 O IPU SPI0, eQEP0, GPIO, BOOT UART0 ready-to-send output
SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/BOOT[3] R5 I IPU UART0 clear-to-send input
UART1
UART1_RXD/AXR0[9]/GP3[9](3) C6 I IPD McASP0, GPIO UART1 receive data
UART1_TXD/AXR0[10]/GP3[10](3) D6 O IPD UART1 transmit data
UART2
SPI1_ENA/UART2_RXD/GP5[12] R4 I IPU SPI1, GPIO UART2 receive data
SPI1_SCS[0]/UART2_TXD/GP5[13] P4 O IPU UART2 transmit data
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3) As these signals are internally pulled down while the device is in reset, it is necessary to externally pull them high with resistors if UART1 boot mode is used. Please see the OMAP-L137 C6000 DSP+ARM Processor Technical Reference Manual (SPRUH92) for more for details on entering UART1 boot mode.

3.7.12 Inter-Integrated Circuit Modules(I2C0, I2C1)

Table 3-16 Inter-Integrated Circuit (I2C) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
I2C0
UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] R3 I/O IPU UART0, Timer0, GPIO, BOOT I2C0 serial data
UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] P3 I/O IPU UART0, Timer0, GPIO, BOOT I2C0 serial clock
I2C1
SPI1_SIMO[0]/I2C1_SDA/GP5[6]/BOOT[6] N5 I/O IPU SPI1, GPIO, BOOT I2C1 serial data
SPI1_SOMI[0]/I2C1_SCL/GP5[5]/BOOT[5] P5 I/O IPU I2C1 serial clock
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.13 Timers

Table 3-17 Timers Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
TIMER0
UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8] R3 I IPU UART0, I2C0, GPIO, BOOT Timer0 lower input
UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] P3 O IPU Timer0 lower output
TIMER1 (Watchdog )
No external pins. The Timer1 peripheral signals are not pinned out as external pins.
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.14 Universal Host-Port Interface (UHPI)

Table 3-18 Universal Host-Port Interface (UHPI) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
EMA_D[15]/UHPI_HD[15]/LCD_D[15]/GP0[15] M16 I/O IPD EMIFA, LCD, GPIO UHPI data bus
EMA_D[14]/UHPI_HD[14]/LCD_D[14]/GP0[14] N14 I/O IPD
EMA_D[13]/UHPI_HD[13]/LCD_D[13]/GP0[13] N16 I/O IPD
EMA_D[12]/UHPI_HD[12]/LCD_D[12]/GP0[12] P14 I/O IPD
EMA_D[11]/UHPI_HD[11]/LCD_D[11]/GP0[11] P16 I/O IPD
EMA_D[10]/UHPI_HD[10]/LCD_D[10]/GP0[10] R14 I/O IPD
EMA_D[9]/UHPI_HD[9]/LCD_D[9]/GP0[9] T14 I/O IPD
EMA_D[8]/UHPI_HD[8]/LCD_D[8]/GP0[8] N12 I/O IPD
EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/
BOOT[13]		 M15 I/O IPU EMIFA, MMC/SD, GPIO, BOOT
EMA_D[6]/MMCSD_DAT[6]/UHPI_HD[6]/GP0[6] N13 I/O IPU EMIFA, MMC/SD, GPIO
EMA_D[5]/MMCSD_DAT[5]/UHPI_HD[5]/GP0[5] N15 I/O IPU
EMA_D[4]/MMCSD_DAT[4]/UHPI_HD[4]/GP0[4] P13 I/O IPU
EMA_D[3]/MMCSD_DAT[3]/UHPI_HD[3]/GP0[3] P15 I/O IPU
EMA_D[2]/MMCSD_DAT[2]/UHPI_HD[2]/GP0[2] R13 I/O IPU
EMA_D[1]/MMCSD_DAT[1]/UHPI_HD[1]/GP0[1] R15 I/O IPU
EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/
BOOT[12]		 T13 I/O IPU EMIFA, MMC/SD, GPIO, BOOT
EMA_A[2]/MMCSD_CMD/UHPI_HCNTL1/GP1[2] P9 I/O IPU EMIFA, MMCSD_CMD, GPIO UHPI access control
EMA_A[1]/MMCSD_CLK/UHPI_HCNTL0/GP1[1] R9 I/O IPU
EMA_BA[1]/LCD_D[5]/UHPI_HHWIL/GP1[13] P8 I/O IPU EMIFA, LCD, GPIO UHPI half-word identification control
EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] M13 I/O IPU EMIFA, McASP, GPIO, BOOT UHPI read/write
EMA_CS[2]/UHPI_HCS/GP2[5]/BOOT[15] P7 I/O IPU EMIFA, GPIO, BOOT UHPI chip select
EMA_WE_DQM[1]/UHPI_HDS2/AXR0[14]/GP2[8] P12 I/O IPU EMIFA, McASP0, GPIO UHPI data strobe
EMA_OE/UHPI_HDS1/AXR0[13]/GP2[7] R7 I/O IPU
EMA_WE_DQM[0]/UHPI_HINT/AXR0[15]/GP2[9] M14 I/O IPU UHPI host interrupt
EMA_WAIT[0]/UHPI_HRDY/GP2[10] N6 I/O IPU EMIFA, GPIO UHPI ready
EMA_CS[0]/UHPI_HAS/GP2[4] T8 I/O IPU UHPI address strobe
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.15 Multichannel Audio Serial Ports (McASP0, McASP1, McASP2)

Table 3-19 Multichannel Audio Serial Ports (McASPs) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
McASP0
EMA_WE_DQM[0]/UHPI_HINT/AXR0[15]/GP2[9] M14 I/O IPU EMIFA, UHPI, GPIO McASP0 serial data
EMA_WE_DQM[1]/UHPI_HDS2/AXR0[14]/GP2[8] P12 I/O IPU
EMA_OE/UHPI_HDS1/AXR0[13]/GP2[7] R7 I/O IPU
EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] M13 I/O IPU EMIFA, UHPI, GPIO, BOOT
AXR0[11]/AXR2[0]/GP3[11] A5 I/O IPD McASP2, GPIO
UART1_TXD/AXR0[10]/GP3[10] D6 I/O IPD GPIO
UART1_RXD/AXR0[9]/GP3[9] C6 I/O IPD GPIO
AXR0[8]/MDIO_D/GP3[8] B6 I/O IPU MDIO, GPIO
AXR0[7]/MDIO_CLK/GP3[7] A6 I/O IPD
AXR0[6]/RMII_RXER/ACLKR2/GP3[6] D7 I/O IPD EMAC, McASP2, GPIO
AXR0[5]/RMII_RXD[1]/AFSX2/GP3[5] C7 I/O IPD
AXR0[4]/RMII_RXD[0]/AXR2[1]/GP3[4] B7 I/O IPD
AXR0[3]/RMII_CRS_DV/AXR2[2]/GP3[3] A7 I/O IPD
AXR0[2]/RMII_TXEN/AXR2[3]/GP3[2] D8 I/O IPD
AXR0[1]/RMII_TXD[1]/ACLKX2/GP3[1] C8 I/O IPD
AXR0[0]/RMII_TXD[0]/AFSR2/GP3[0] B8 I/O IPD
AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11] B5 I/O IPD McASP2, USB, GPIO McASP1 transmit master clock
ACLKX0/ECAP0/APWM0/GP2[12] C5 I/O IPD eCAP0, GPIO McASP0 transmit bit clock
AFSX0/GP2[13]/BOOT[10] D5 I/O IPD GPIO, BOOT McASP0 transmit frame sync
AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11] A4 I/O IPD EMAC, GPIO, BOOT McASP0 receive master clock
ACLKR0/ECAP1/APWM1/GP2[15] B4 I/O IPD eCAP1, GPIO McASP0 receive bit clock
AFSR0/GP3[12] C4 I/O IPD GPIO McASP0 receive frame sync
AMUTE0/RESETOUT L4 I/O IPD RESETOUT McASP0 mute output
McASP1
AXR1[11]/GP5[11] T4 I/O IPU GPIO McASP1 serial data
AXR1[10]/GP5[10] N3 I/O IPU
AXR1[9]/GP4[9] M1 I/O IPD
AXR1[8]/EPWM1A/GP4[8] M2 I/O IPD eHRPWM1 A, GPIO
AXR1[7]/EPWM1B/GP4[7] M3 I/O IPD eHRPWM1 B, GPIO
AXR1[6]/EPWM2A/GP4[6] M4 I/O IPD eHRPWM2 A, GPIO
AXR1[5]/EPWM2B/GP4[5] N1 I/O IPD eHRPWM2 B, GPIO
AXR1[4]/EQEP1B/GP4[4] N2 I/O IPD eQEP1, GPIO
AXR1[3]/EQEP1A/GP4[3] P1 I/O IPD
AXR1[2]/GP4[2] P2 I/O IPD GPIO
AXR1[1]/GP4[1] R2 I/O IPD
AXR1[0]/GP4[0] T3 I/O IPD
AHCLKX1/EPWM0B/GP3[14] K2 I/O IPD eHRPWM0, GPIO McASP1 transmit master clock
ACLKX1/EPWM0A/GP3[15] K3 I/O IPD eHRPWM0, GPIO McASP1 transmit bit clock
AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10] K4 I/O IPD eHRPWM0, GPIO McASP1 transmit frame sync
AHCLKR1/GP4[11] L1 I/O IPD GPIO McASP1 receive master clock
ACLKR1/ECAP2/APWM2/GP4[12] L2 I/O IPD eCAP2, GPIO McASP1 receive bit clock
AFSR1/GP4[13] L3 I/O IPD GPIO McASP1 receive frame sync
AMUTE1/EPWMTZ/GP4[14] D4 I/O IPD eHRPWM0, eHRPWM1, eHRPWM2, GPIO McASP1 mute output
McASP2
AXR0[0]/RMII_TXD[0]/AFSR2/GP3[0] B8 I/O IPD McASP0, EMAC, GPIO McASP2 serial data
AXR0[2]/RMII_TXEN/AXR2[3]/GP3[2] D8 I/O IPD
AXR0[3]/RMII_CRS_DV/AXR2[2]/GP3[3] A7 I/O IPD
AXR0[4]/RMII_RXD[0]/AXR2[1]/GP3[4] B7 I/O IPD
AXR0[11]/AXR2[0]/GP3[11] A5 I/O IPD McASP0, GPIO
AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11] B5 I/O IPD McASP0, USB, GPIO McASP2 transmit master clock
AXR0[1]/RMII_TXD[1]/ACLKX2/GP3[1] C8 I/O IPD McASP2 transmit bit clock
AXR0[5]/RMII_RXD[1]/AFSX2/GP3[5] C7 I/O IPD McASP0, EMAC, GPIO McASP2 transmit frame sync
EMA_CLK/OBSCLK/AHCLKR2/GP1[15] R12 I/O IPU EMIFA, GPIO, OBSCLK McASP2 receive master clock
AXR0[6]/RMII_RXER/ACLKR2/GP3[6] D7 I/O IPD McASP0, EMAC, GPIO McASP2 receive bit clock
EMA_CS[3]/AMUTE2/GP2[6] T7 I/O IPU EMIFA, GPIO McASP2 mute output
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.16 Universal Serial Bus Modules (USB0, USB1)

Table 3-20 Universal Serial Bus (USB) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
USB0 2.0 OTG (USB0)
USB0_DM G4 A NA USB0 PHY data minus
USB0_DP F4 A NA USB0 PHY data plus
USB0_VDDA33 H5 PWR NA USB0 PHY 3.3-V supply
USB0_VDDA18 E3 PWR NA USB0 PHY 1.8-V supply input
USB0_VDDA12(3) C3 PWR NA USB0 PHY 1.2-V LDO output for bypass cap For proper device operation, this pin is recommended to be connected via a 0.22-μF capacitor to VSS (GND), even if USB0 is not being used.
USB0_ID D2 A NA USB0 PHY identification (mini-A or mini-B plug)
USB0_VBUS D3 A NA USB0 bus voltage
USB0_DRVVBUS/GP4[15] E4 O IPD GPIO USB0 controller VBUS control output
AHCLKX0/AHCLKX2/USB_REFCLKIN/
GP2[11]		 B5 I IPD USB_REFCLKIN. Optional clock input
USB1 1.1 OHCI (USB1)
USB1_DM B3 A NA USB1 PHY data minus
USB1_DP A3 A NA USB1 PHY data plus
USB1_VDDA33 C1 PWR NA USB1 PHY 3.3-V supply
USB1_VDDA18 C2 PWR NA USB1 PHY 1.8-V supply
AHCLKX0/AHCLKX2/USB_REFCLKIN/
GP2[11]		 B5 I IPD NA USB_REFCLKIN. Optional clock input
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor
(3) Core power supply LDO output for USB PHY.

3.7.17 Ethernet Media Access Controller (EMAC)

Table 3-21 Ethernet Media Access Controller (EMAC) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
RMII
AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/BOOT[11] A4 I/O IPD McASP0, GPIO, BOOT EMAC 50-MHz clock input or output
AXR0[6]/RMII_RXER/ACLKR2/GP3[6] D7 I IPD McASP0, McASP2, GPIO EMAC RMII receiver error
AXR0[5]/RMII_RXD[1]/AFSX2/GP3[5] C7 I IPD EMAC RMII receive data
AXR0[4]/RMII_RXD[0]/AXR2[1]/GP3[4] B7 I IPD
AXR0[3]/RMII_CRS_DV/AXR2[2]/GP3[3] A7 I IPD EMAC RMII carrier sense data valid
AXR0[2]/RMII_TXEN/AXR2[3]/GP3[2] D8 O IPD EMAC RMII transmit enable
AXR0[1]/RMII_TXD[1]/ACLKX2/GP3[1] C8 O IPD EMAC RMII trasmit data
AXR0[0]/RMII_TXD[0]/AFSR2/GP3[0] B8 O IPD
MDIO
AXR0[8]/MDIO_D/GP3[8] B6 I/O IPU McASP0, GPIO MDIO serial data
AXR0[7]/MDIO_CLK/GP3[7] A6 O IPD MDIO clock
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.18 Multimedia Card/Secure Digital (MMC/SD)

Table 3-22 Multimedia Card/Secure Digital (MMC/SD) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
EMA_A[1]/MMCSD_CLK/UHPI_HCNTL0/GP1[1] R9 O IPU EMIFA, UHPI, GPIO MMCSD Clock
EMA_A[2]/MMCSD_CMD/UHPI_HCNTL1/GP1[2] P9 I/O IPU MMCSD Command
EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] M15 I/O IPU EMIFA, UHPI, GPIO, BOOT MMC/SD data
EMA_D[6]/MMCSD_DAT[6]/UHPI_HD[6]/GP0[6] N13 I/O IPU EMIFA, UHPI, GPIO
EMA_D[5]/MMCSD_DAT[5]/UHPI_HD[5]/GP0[5] N15 I/O IPU
EMA_D[4]/MMCSD_DAT[4]/UHPI_HD[4]/GP0[4] P13 I/O IPU
EMA_D[3]/MMCSD_DAT[3]/UHPI_HD[3]/GP0[3] P15 I/O IPU
EMA_D[2]/MMCSD_DAT[2]/UHPI_HD[2]/GP0[2] R13 I/O IPU
EMA_D[1]/MMCSD_DAT[1]/UHPI_HD[1]/GP0[1] R15 I/O IPU
EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] T13 I/O IPU EMIFA, UHPI, GPIO, BOOT
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.19 Liquid Crystal Display Controller (LCD)

Table 3-23 Liquid Crystal Display Controller (LCD) Terminal Functions

SIGNAL NAME PIN NO TYPE(1) PULL(2) MUXED DESCRIPTION
ZKB
EMA_D[15]/UHPI_HD[15]/LCD_D[15]/GP0[15] M16 I/O IPD EMIFA, UHPI, GPIO LCD data bus
EMA_D[14]/UHPI_HD[14]/LCD_D[14]/GP0[14] N14 I/O IPD
EMA_D[13]/UHPI_HD[13]/LCD_D[13]/GP0[13] N16 I/O IPD
EMA_D[12]/UHPI_HD[12]/LCD_D[12]/GP0[12] P14 I/O IPD
EMA_D[11]/UHPI_HD[11]/LCD_D[11]/GP0[11] P16 I/O IPD
EMA_D[10]/UHPI_HD[10]/LCD_D[10]/GP0[10] R14 I/O IPD
EMA_D[9]/UHPI_HD[9]/LCD_D[9]/GP0[9] T14 I/O IPD
EMA_D[8]/UHPI_HD[8]/LCD_D[8]/GP0[8] N12 I/O IPD
EMA_A[0]/LCD_D[7]/GP1[0] T9 I/O IPD EMIFA, GPIO
EMA_A[3]/LCD_D[6]/GP1[3] N9 I/O IPD
EMA_BA[1]/LCD_D[5]/UHPI_HHWIL/GP1[13] P8 I/O IPU EMIFA, UHPI, GPIO
EMA_BA[0]/LCD_D[4]/GP1[14] R8 I/O IPU EMIFA, GPIO LCD data bus
EMA_A[4]/LCD_D[3]/GP1[4] T10 I/O IPD
EMA_A[5]/LCD_D[2]/GP1[5] R10 I/O IPD
EMA_A[6]/LCD_D[1]/GP1[6] P10 I/O IPD
EMA_A[7]/LCD_D[0]/GP1[7] N10 I/O IPD
EMA_A[8]/LCD_PCLK/GP1[8] T11 O IPU LCD pixel clock
EMA_A[9]/LCD_HSYNC/GP1[9] R11 O IPU LCD horizontal sync
EMA_A[10]/LCD_VSYNC/GP1[10] N8 O IPU LCD vertical sync
EMA_A[11]/LCD_AC_ENB_CS/GP1[11] P11 O IPU LCD AC bias enable chip select
EMA_A[12]/LCD_MCLK/GP1[12] N11 O IPU LCD memory clock
(1) I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.
Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the the signal name highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.
(2) IPD = Internal Pulldown resistor, IPU = Internal Pullup resistor

3.7.20 Reserved and No Connect

Table 3-24 Reserved and No Connect Terminal Functions

SIGNAL NAME PIN NO TYPE(1) DESCRIPTION
ZKB
RSV1 F7 - Reserved. (Leave unconnected, do not connect to power or ground.)
RSV2 B1 PWR Reserved. For proper device operation, this pin must be tied either directly to CVDD or left unconnected [do not connect to ground (VSS)].
NC F3 - No Connect (leave unconnected)
NC H4 - No Connect (leave unconnected)
(1) PWR = Supply voltage.

3.7.21 Supply and Ground

Table 3-25 Supply and Ground Terminal Functions

SIGNAL NAME PIN NO TYPE(1) DESCRIPTION
ZKB
CVDD (Core supply) F6,G6, G7, G10, G11, H7, H10, H11, J6, J7, J10, J11, J12, K6, K7, K10, K11,L6 PWR Core supply voltage pins
RVDD (Internal RAM supply) H6, H12 PWR Internal ram supply voltage pins
DVDD (I/O supply) B16, E5, E8, E9, E12, F5, F11, F12, G5, G12, K5, K12, L5, L11, L12, M5, M8, M9, M12, R1, R16 PWR I/O supply voltage pins
VSS (Ground) A1, A2, A15, A16,
B2,
E6, E7, E10, E11,
F8, F9, F10,
G8, G9,
H8, H9,
J8, J9,
K8, K9,
L7, L8, L9, L10,
M6, M7, M10, M11,
T1, T2, T15, T16		 GND Ground pins
(1) PWR = Supply voltage, GND - Ground.

3.7.22 Unused USB0 (USB2.0) and USB1 (USB1.1) Pin Configurations

If one or both USB modules on the device are not used, then some of the power supplies to those modules may not be required. This can eliminate the requirement for a 1.8V power supply to the USB modules. The required pin configurations for unused USB modules are shown below.

Table 3-26 Unused USB0 and USB1 Pin Configurations

SIGNAL NAME Configuration
(When USB0 and USB1 are not used)		 Configuration
(When USB0 is used
and USB1 is not used)
USB0_DM No connect Use as USB0 function
USB0_DP No connect Use as USB0 function
USB0_VDDA33 No connect 3.3V
USB0_VDDA18 No connect 1.8V
USB0_ID No connect Use as USB0 function
USB0_VBUS No connect Use as USB0 function
USB0_DRVVBUS/GP4[15] No connect or use as alternate function Use as USB0 or alternate function
USB0_VDDA12 Internal USB0 PHY output connected to an external 0.22μF filter capacitor
USB1_DM No connect VSS
USB1_DP No connect VSS
USB1_VDDA33 No connect No connect
USB1_VDDA18 No connect No connect
AHCLKX0/AHCLKX2/USB_REFCLKIN/
GP2[11]		 No connect or use as alternate function Use as USB0 or alternate function
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |