ZHCSG67A March 2017 – December 2018 OPT3001-Q1
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
OPTICAL | |||||||
Peak irradiance spectral responsivity | 550 | nm | |||||
Resolution (LSB) | Lowest full-scale range, RN[3:0] = 0000b at 800 ms conversion time (2) | 0.01 | lux | ||||
Lowest full-scale range, RN[3:0] = 0000b(1) at 100 ms conversion time | 0.08 | ||||||
Full-scale illuminance | 83 865.6 | lux | |||||
Measurement output result | 0.64 lux per ADC code, 2620.80 lux full-scale (RN[3:0] = 0110)(2), 2000 lux input(3) | 2812 | 3125 | 3437 | ADC codes | ||
1800 | 2000 | 2200 | lux | ||||
Relative accuracy between gain ranges(1) | 0.2% | ||||||
Infrared response (850 nm)(3) | 0.2% | ||||||
Light source variation
(incandescent, halogen, fluorescent) |
Bare device, no cover glass | 4% | |||||
Linearity | Input illuminance > 40 lux | 2% | |||||
Input illuminance < 40 lux | 5% | ||||||
Measurement drift across temperature | Input illuminance = 2000 lux | 0.01 | %/°C | ||||
Dark condition, ADC output | For Conversion Time = 800 ms | 0 | 3 | ADC codes | |||
For Conversion Time = 100 ms | 0 | 1 | |||||
Half-power angle | 50% of full-power reading | 47 | degrees | ||||
PSRR | Power-supply rejection ratio | VDD at 3.6 V and 1.6 V | 0.1 | %/V(4) | |||
POWER SUPPLY | |||||||
VDD | Operating range | 1.6 | 3.6 | V | |||
VI²C | Operating range of I2C pullup resistor | I2C pullup resistor, VDD ≤ VI²C | 1.6 | 5.5 | V | ||
IQ | Quiescent current | Dark | Active, VDD = 3.6 V | 1.8 | 2.5 | µA | |
Shutdown (M[1:0] = 00)(2), VDD = 3.6 V | 0.3 | 0.47 | µA | ||||
Full-scale lux | Active, VDD = 3.6 V | 3.7 | µA | ||||
Shutdown,
(M[1:0] = 00)(2) |
0.4 | µA | |||||
POR | Power-on-reset threshold | TA = 25°C | 0.8 | V | |||
DIGITAL | |||||||
I/O pin capacitance | 3 | pF | |||||
Total integration time(5) | (CT = 1)(2), 800-ms mode, fixed lux range | 720 | 800 | 880 | ms | ||
(CT = 0)(2), 100-ms mode, fixed lux range | 90 | 100 | 110 | ms | |||
VIL | Low-level input voltage
(SDA, SCL, and ADDR) |
0 | 0.3 × VDD | V | |||
VIH | High-level input voltage
(SDA, SCL, and ADDR) |
0.7 × VDD | 5.5 | V | |||
IIL | Low-level input current
(SDA, SCL, and ADDR) |
0.01 | 0.25(6) | µA | |||
VOL | Low-level output voltage
(SDA and INT) |
IOL= 3 mA | 0.32 | V | |||
IZH | Output logic high, high-Z leakage current (SDA, INT) | Pin at VDD | 0.01 | 0.25(6) | µA | ||
TEMPERATURE | |||||||
Specified temperature range | Grade 2 | –40 | 105 | °C | |||
Grade 3 | –40 | 85 | °C |