ZHCSHU7J August   2005  – March 2021 PCA9555

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Interface Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Device Features
      1. 8.3.1 Power-On Reset (POR)
      2. 8.3.2 I/O Port
    4. 8.4 Device Functional Modes
      1. 8.4.1 Interrupt ( INT) Output
        1. 8.4.1.1 Interrupt Errata
          1. 8.4.1.1.1 INT Description
          2. 8.4.1.1.2 System Impact
          3. 8.4.1.1.3 System Workaround
    5. 8.5 Programming
      1. 8.5.1 I2C Interface
      2. 8.5.2 Register Map
        1. 8.5.2.1 Device Address
        2. 8.5.2.2 Control Register And Command Byte
        3. 8.5.2.3 Register Descriptions
        4. 8.5.2.4 Bus Transactions
          1. 8.5.2.4.1 Writes
          2. 8.5.2.4.2 Reads
  9. Application Information Disclaimer
    1. 9.1 Application Information
      1. 9.1.1 Typical Application
        1. 9.1.1.1 Design Requirements
        2. 9.1.1.2 Design Requirements
          1. 9.1.1.2.1 Minimizing ICC When I/O Is Used To Control Led
        3. 9.1.1.3 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Power-On Reset Requirements
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Receiving Notification of Documentation Updates
    2. 12.2 Support Resources
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

I2C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)
MINMAXUNIT
I2C BUS—STANDARD MODE
fsclI2C clock frequency0100kHz
tschI2C clock high time4µs
tsclI2C clock low time4.7µs
tspI2C spike time50ns
tsdsI2C serial-data setup time250ns
tsdhI2C serial-data hold time0ns
ticrI2C input rise time1000ns
ticfI2C input fall time300ns
tocfI2C output fall time10-pF to 400-pF bus300ns
tbufI2C bus free time between stop and start4.7µs
tstsI2C start or repeated start condition setup4.7µs
tsthI2C start or repeated start condition hold4µs
tspsI2C stop condition setup4µs
tvd(data)Valid data timeSCL low to SDA output valid3.45µs
tvd(ack)Valid data time of ACK conditionACK signal from SCL low to
SDA (out) low
3.45µs
Cb(1)I2C bus capacitive load400pF
I2C BUS—FAST MODE
fsclI2C clock frequency0400kHz
tschI2C clock high time0.6µs
tsclI2C clock low time1.3µs
tspI2C spike time50ns
tsdsI2C serial-data setup time100ns
tsdhI2C serial-data hold time0ns
ticrI2C input rise time20300ns
ticfI2C input fall time20 × (VCC / 5.5 V)300ns
tocfI2C output fall time10-pF to 400-pF bus20 × (VCC / 5.5 V)300ns
tbufI2C bus free time between stop and start1.3µs
tstsI2C start or repeated start condition setup0.6µs
tsthI2C start or repeated start condition hold0.6µs
tspsI2C stop condition setup0.6µs
tvd(data)Valid data timeSCL low to SDA output valid0.9µs
tvd(ack)Valid data time of ACK conditionACK signal from SCL low to
SDA (out) low
0.9µs
Cb(1)I2C bus capacitive load400pF
Cb = total capacitance of one bus line in pF.