ZHCSDH3 November   2014 PCM5252

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 Device Comparison
  6. 6 Pin Configuration and Functions
    1. 6.1 Control Mode Effect On Pin Assignments
    2. 6.2 Pin Assignments
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  Switching Characteristics
    7. 7.7  Timing Requirements: SCK Input
    8. 7.8  Timing Requirements: PCM Audio Data
    9. 7.9  Timing Requirements: I2S Master, See
    10. 7.10 Timing Requirements: XSMT
    11. 7.11 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Terminology
      2. 8.3.2 Audio Data Interface
        1. 8.3.2.1 Audio Serial Interface
        2. 8.3.2.2 PCM Audio Data Formats
        3. 8.3.2.3 Zero Data Detect
      3. 8.3.3 XSMT Pin (Soft Mute / Soft Un-Mute)
      4. 8.3.4 Audio Processing
        1. 8.3.4.1  PCM5252 Audio Processing Options
          1. 8.3.4.1.1 Overview
          2. 8.3.4.1.2 miniDSP Instruction Register
          3. 8.3.4.1.3 Digital Output
          4. 8.3.4.1.4 Software
        2. 8.3.4.2  Interpolation Filter
        3. 8.3.4.3  Overview
        4. 8.3.4.4  Smart SOA
        5. 8.3.4.5  Smart BASS
        6. 8.3.4.6  Smart Protection
        7. 8.3.4.7  Implementing a Real World Design
        8. 8.3.4.8  Digital Output
        9. 8.3.4.9  Software
        10. 8.3.4.10 Process Flow
      5. 8.3.5 DAC and Differential Analog Outputs
        1. 8.3.5.1 Analog Outputs
        2. 8.3.5.2 Choosing Between VREF and VCOM Modes
          1. 8.3.5.2.1 Voltage Reference and Output Levels
          2. 8.3.5.2.2 Mode Switching Sequence, from VREF Mode to VCOM Mode
        3. 8.3.5.3 Digital Volume Control
          1. 8.3.5.3.1 Emergency Ramp-Down
        4. 8.3.5.4 Analog Gain Control
      6. 8.3.6 Reset and System Clock Functions
        1. 8.3.6.1 Clocking Overview
        2. 8.3.6.2 Clock Slave Mode With Master and System Clock (SCK) Input (4 Wire I2S)
        3. 8.3.6.3 Clock Slave Mode With BCK PLL to Generate Internal Clocks (3-Wire PCM)
        4. 8.3.6.4 Clock Generation Using the PLL
        5. 8.3.6.5 PLL Calculation
          1. 8.3.6.5.1 Examples:
            1. 8.3.6.5.1.1 Recommended PLL Settings
        6. 8.3.6.6 Clock Master Mode from Audio Rate Master Clock
        7. 8.3.6.7 Clock Master from a Non-Audio Rate Master Clock
    4. 8.4 Device Functional Modes
      1. 8.4.1 Choosing a Control Mode
        1. 8.4.1.1 Software Control
          1. 8.4.1.1.1 SPI Interface
            1. 8.4.1.1.1.1 Register Read and Write Operation
          2. 8.4.1.1.2 I2C Interface
            1. 8.4.1.1.2.1 Slave Address
            2. 8.4.1.1.2.2 Register Address Auto-Increment Mode
            3. 8.4.1.1.2.3 Packet Protocol
            4. 8.4.1.1.2.4 Write Register
            5. 8.4.1.1.2.5 Read Register
            6. 8.4.1.1.2.6 Timing Characteristics
      2. 8.4.2 VREF and VCOM Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 High Fidelity Smartphone Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Initialization Script
        3. 9.2.1.3 Application Performance Plot
  10. 10Power Supply Recommendations
    1. 10.1 Power Supply Distribution and Requirements
    2. 10.2 Recommended Powerdown Sequence
      1. 10.2.1 XSMT = 0
      2. 10.2.2 Clock Error Detect
      3. 10.2.3 Planned Shutdown
      4. 10.2.4 Unplanned Shutdown
    3. 10.3 External Power Sense Undervoltage Protection Mode
    4. 10.4 Power-On Reset Function
      1. 10.4.1 Power-On Reset, DVDD 3.3-V Supply
      2. 10.4.2 Power-On Reset, DVDD 1.8-V Supply
    5. 10.5 PCM5252 Power Modes
      1. 10.5.1 Setting Digital Power Supplies and I/O Voltage Rails
      2. 10.5.2 Power Save Modes
      3. 10.5.3 Power Save Parameter Programming
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Programming
    1. 12.1 Coefficient Data Formats
    2. 12.2 Power Down and Reset Behavior
  13. 13Register Maps
    1. 13.1 PCM5252 Register Map
      1. 13.1.1 Detailed Register Descriptions
        1. 13.1.1.1 Register Map Summary
        2. 13.1.1.2 Page 0 Registers
        3. 13.1.1.3 Page 1 Registers
        4. 13.1.1.4 Page 44 Registers
        5. 13.1.1.5 Page 253 Registers
      2. 13.1.2 PLL Tables for Software Controlled Devices
  14. 14器件和文档支持
    1. 14.1 社区资源
    2. 14.2 商标
    3. 14.3 静电放电警告
  15. 15机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

6.1 Control Mode Effect On Pin Assignments

The PCM5252 supports control from I2C, SPI and Hardware Modes (referred to as HW mode). Selection of modes is done using MODE1 and MODE2 pins. (See the PCM5252 Pin Functions table.

SPI Mode is selected by pulling MODE1 to DVDD.

I2C Mode is selected by pulling MODE1 to DGND and MODE2 to DVDD.

Hardware Control Mode is selected by pulling both MODE1 and MODE2 pins to DGND.

6.2 Pin Assignments

QFN Package
32-Pin RHB
Top View
PCM5252 po_rhb32_i2c_pcm52xx.gif Figure 1. I2C Control
QFN Package
32-Pin RHB
Top View
PCM5252 po_rhb32_spi_pcm52xx.gif Figure 2. SPI Control
QFN Package
32-Pin RHB
Top View
PCM5252 po_rhb32_hwc_pcm52xx.gif Figure 3. Hardware Control

PCM5252 Pin Functions

PIN I/O DESCRIPTION
MODE, NAME PIN
I2C SPI HW
XSMT 1 I Soft mute control(2) Soft mute (Low) / soft un-mute (High)
LDOO 2 - Internal logic supply rail pin for decoupling, 1.8V
DGND 3 - Digital ground
DVDD 4 - Digital power supply, 3.3V or 1.8V
CPVDD 5 - Charge pump power supply, 3.3V
CAPP 6 O Charge pump flying capacitor pin for positive rail
CPGND 7 - Charge pump ground
CAPM 8 O Charge pump flying capacitor pin for negative rail
VNEG 9 O Negative charge pump rail pin for decoupling, -3.3V
OUTLP 10 Positive Differential Analog output from DAC left channel
OUTLN 11 Negative Differential Analog output from DAC left channel
OUTRN 12 Negative Differential Analog output from DAC right channel
OUTRP 13 Positive Differential Analog output from DAC right channel.
AVDD 14 - Analog power supply, 3.3V
AGND 15 - Analog ground
VCOM 16 O I2C, SPI VCOM output (Optional mode selected by register; default setting is VREF mode.) When in VREF mode (default), this pin ties to GND. When in VCOM mode, decoupling capacitor to GND is required.
DEMP I HW DEMP: De-emphasis control for 44.1kHz sampling rate: Off (Low) / On (High)
SDA 17 I/O I2C Data for I2C(1)(2)
MOSI I SPI Input data for SPI(2)
ATT2 HW Digital gain and attenuation control pin
SCL 18 I I2C Input clock for I2C(2)
MC SPI Input clock for SPI(2)
ATT1 HW Digital gain and attenuation control pin
GPIO5 19 I/O I2C, SPI General purpose digital input and output port (3)
ATT0 HW Digital gain and attenuation control pin
GPIO4 20 I/O I2C, SPI General purpose digital input and output port (3)
MAST HW I2S Master clock select pin : Master (High) BCK/LRCK outputs, Slave (Low) BCK/LRCK inputs
GPIO3 21 I/O I2C, SPI General purpose digital input and output port (3)
AGNS HW Analog gain selector : 0dB 2VRMS output (Low), -6dB 1VRMS output (High)
ADR2 22 I/O I2C 2nd LSB address select bit for I2C(3)
GPIO2 SPI General purpose digital input and output port (3)
GPO O HW General Purpose Output (Low level)
MODE1 23 I Mode control selection pin(2)
MODE1 = Low, MODE2 = Low : Hardwired mode Reserved
MODE1 = Low, MODE2 = High: I2C mode
MODE1 = High: SPI mode
MODE2 MODE2 24 I2C, HW MODE2 (See definition in Mode 1 description)
MS I SPI MS pin (chip select for SPI)
GPIO6 25 I/O I2C, SPI General purpose digital input and output port
FLT I HW Filter select : Normal latency (Low) / Low latency (High)
SCK 26 I System clock input(2)
BCK 27 I/O Audio data bit clock input (slave) or output (master)(2)
DIN 28 I Audio data input(2)
NC 29 - No connect
30 -
LRCK 31 I/O Audio data word clock input (slave) or output (master)(2)
ADR1 32 I/O I2C LSB address select bit for I2C
MISO (GPIO1) SPI Primary output data for SPI readback. Secondary; general purpose digital input/output port controlled by register
FMT HW Audio format selection : I2S (Low) / Left justified (High)
(1) Open-drain configuration in out mode.
(2) Failsafe LVCMOS Schmitt trigger input.
(3) Internal Pulldown

Table 2. Gain and Attenuation in Hardwired Mode

ATT PIN CONDITION
(ATT2 : ATT1 : ATT0)		 GAIN AND ATTENUATION LEVEL
( 0 0 0 ) 0 dB
( 0 0 1 ) + 3 dB
( 0 1 0 ) + 6 dB
( 0 1 1 ) + 9 dB
( 1 0 0 ) + 12 dB
( 1 0 1 ) + 15 dB
( 1 1 0 ) - 6 dB
( 1 1 1 ) - 3 dB
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |