ZHCSPD7A April   2022  – September 2022 PCMD3140-Q1

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics
    6. 6.6  Timing Requirements: I2C Interface
    7. 6.7  Switching Characteristics: I2C Interface
    8. 6.8  Timing Requirements: TDM, I2S or LJ Interface
    9. 6.9  Switching Characteristics: TDM, I2S or LJ Interface
    10.     Timing Requirements: PDM Digital Microphone Interface
    11. 6.10 Switching Characteristics: PDM Digial Microphone Interface
    12. 6.11 Timing Diagrams
    13. 6.12 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Serial Interfaces
        1. 7.3.1.1 Control Serial Interfaces
        2. 7.3.1.2 Audio Serial Interfaces
          1. 7.3.1.2.1 Time Division Multiplexed Audio (TDM) Interface
          2. 7.3.1.2.2 Inter IC Sound (I2S) Interface
          3. 7.3.1.2.3 Left-Justified (LJ) Interface
        3. 7.3.1.3 Using Multiple Devices With Shared Buses
      2. 7.3.2 Phase-Locked Loop (PLL) and Clock Generation
      3. 7.3.3 Reference Voltage
      4. 7.3.4 Microphone Bias
      5. 7.3.5 Digital PDM Microphone Record Channel
      6. 7.3.6 Signal-Chain Processing
        1. 7.3.6.1 Programmable Digital Volume Control
        2. 7.3.6.2 Programmable Channel Gain Calibration
        3. 7.3.6.3 Programmable Channel Phase Calibration
        4. 7.3.6.4 Programmable Digital High-Pass Filter
        5. 7.3.6.5 Programmable Digital Biquad Filters
        6. 7.3.6.6 Programmable Channel Summer and Digital Mixer
        7. 7.3.6.7 Configurable Digital Decimation Filters
          1. 7.3.6.7.1 Linear Phase Filters
            1. 7.3.6.7.1.1 Sampling Rate: 7.35 kHz to 8 kHz
            2. 7.3.6.7.1.2 Sampling Rate: 14.7 kHz to 16 kHz
            3. 7.3.6.7.1.3 Sampling Rate: 22.05 kHz to 24 kHz
            4. 7.3.6.7.1.4 Sampling Rate: 29.4 kHz to 32 kHz
            5. 7.3.6.7.1.5 Sampling Rate: 44.1 kHz to 48 kHz
            6. 7.3.6.7.1.6 Sampling Rate: 88.2 kHz to 96 kHz
            7. 7.3.6.7.1.7 Sampling Rate: 176.4 kHz to 192 kHz
            8. 7.3.6.7.1.8 Sampling Rate: 352.8 kHz to 384 kHz
            9. 7.3.6.7.1.9 Sampling Rate: 705.6 kHz to 768 kHz
          2. 7.3.6.7.2 Low-Latency Filters
            1. 7.3.6.7.2.1 Sampling Rate: 14.7 kHz to 16 kHz
            2. 7.3.6.7.2.2 Sampling Rate: 22.05 kHz to 24 kHz
            3. 7.3.6.7.2.3 Sampling Rate: 29.4 kHz to 32 kHz
            4. 7.3.6.7.2.4 Sampling Rate: 44.1 kHz to 48 kHz
            5. 7.3.6.7.2.5 Sampling Rate: 88.2 kHz to 96 kHz
            6. 7.3.6.7.2.6 Sampling Rate: 176.4 kHz to 192 kHz
          3. 7.3.6.7.3 Ultra-Low-Latency Filters
            1. 7.3.6.7.3.1 Sampling Rate: 14.7 kHz to 16 kHz
            2. 7.3.6.7.3.2 Sampling Rate: 22.05 kHz to 24 kHz
            3. 7.3.6.7.3.3 Sampling Rate: 29.4 kHz to 32 kHz
            4. 7.3.6.7.3.4 Sampling Rate: 44.1 kHz to 48 kHz
            5. 7.3.6.7.3.5 Sampling Rate: 88.2 kHz to 96 kHz
            6. 7.3.6.7.3.6 Sampling Rate: 176.4 kHz to 192 kHz
            7. 7.3.6.7.3.7 Sampling Rate: 352.8 kHz to 384 kHz
      7. 7.3.7 Voice Activity Detection (VAD)
      8. 7.3.8 Interrupts, Status, and Digital I/O Pin Multiplexing
    4. 7.4 Device Functional Modes
      1. 7.4.1 Sleep Mode or Software Shutdown
      2. 7.4.2 Active Mode
      3. 7.4.3 Software Reset
    5. 7.5 Programming
      1. 7.5.1 Control Serial Interfaces
        1. 7.5.1.1 I2C Control Interface
          1. 7.5.1.1.1 General I2C Operation
          2. 7.5.1.1.2 I2C Single-Byte and Multiple-Byte Transfers
            1. 7.5.1.1.2.1 I2C Single-Byte Write
            2. 7.5.1.1.2.2 I2C Multiple-Byte Write
            3. 7.5.1.1.2.3 I2C Single-Byte Read
            4. 7.5.1.1.2.4 I2C Multiple-Byte Read
    6. 7.6 Register Maps
      1. 7.6.1 Page 0 Registers
      2. 7.6.2 Page 1 Registers
      3. 7.6.3 Programmable Coefficient Registers
        1. 7.6.3.1 Programmable Coefficient Registers: Page 2
        2. 7.6.3.2 Programmable Coefficient Registers: Page 3
        3. 7.6.3.3 Programmable Coefficient Registers: Page 4
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Four-Channel Digital PDM Microphone Recording
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Example Device Register Configuration Script for EVM Setup
        3. 8.2.1.3 Application Curves
    3. 8.3 What to Do and What Not to Do
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 接收文档更新通知
    3. 11.3 支持资源
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 术语表
  12. 12Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7.6.3.3 Programmable Coefficient Registers: Page 4

This register page (shown in Table 7-99) consists of the programmable coefficients for mixer 1 to mixer 4 and the first-order IIR filter.

Equation 4. hex2dec (value) / 231
Table 7-99 Page 4 Programmable Coefficient Registers
ADDR REGISTER RESET DESCRIPTION
0x00 PAGE[7:0] 0x00 Device page register
0x08 MIX1_CH1_BYT1[7:0] 0x7F Digital mixer 1, channel 1 coefficient byte[31:24]
0x09 MIX1_CH1_BYT2[7:0] 0xFF Digital mixer 1, channel 1 coefficient byte[23:16]
0x0A MIX1_CH1_BYT3[7:0] 0xFF Digital mixer 1, channel 1 coefficient byte[15:8]
0x0B MIX1_CH1_BYT4[7:0] 0xFF Digital mixer 1, channel 1 coefficient byte[7:0]
0x0C MIX1_CH2_BYT1[7:0] 0x00 Digital mixer 1, channel 2 coefficient byte[31:24]
0x0D MIX1_CH2_BYT2[7:0] 0x00 Digital mixer 1, channel 2 coefficient byte[23:16]
0x0E MIX1_CH2_BYT3[7:0] 0x00 Digital mixer 1, channel 2 coefficient byte[15:8]
0x0F MIX1_CH2_BYT4[7:0] 0x00 Digital mixer 1, channel 2 coefficient byte[7:0]
0x10 MIX1_CH3_BYT1[7:0] 0x00 Digital mixer 1, channel 3 coefficient byte[31:24]
0x11 MIX1_CH3_BYT2[7:0] 0x00 Digital mixer 1, channel 3 coefficient byte[23:16]
0x12 MIX1_CH3_BYT3[7:0] 0x00 Digital mixer 1, channel 3 coefficient byte[15:8]
0x13 MIX1_CH3_BYT4[7:0] 0x00 Digital mixer 1, channel 3 coefficient byte[7:0]
0x14 MIX1_CH4_BYT1[7:0] 0x00 Digital mixer 1, channel 4 coefficient byte[31:24]
0x15 MIX1_CH4_BYT2[7:0] 0x00 Digital mixer 1, channel 4 coefficient byte[23:16]
0x16 MIX1_CH4_BYT3[7:0] 0x00 Digital mixer 1, channel 4 coefficient byte[15:8]
0x17 MIX1_CH4_BYT4[7:0] 0x00 Digital mixer 1, channel 4 coefficient byte[7:0]
0x18 MIX2_CH1_BYT1[7:0] 0x00 Digital mixer 2, channel 1 coefficient byte[31:24]
0x19 MIX2_CH1_BYT2[7:0] 0x00 Digital mixer 2, channel 1 coefficient byte[23:16]
0x1A MIX2_CH1_BYT3[7:0] 0x00 Digital mixer 2, channel 1 coefficient byte[15:8]
0x1B MIX2_CH1_BYT4[7:0] 0x00 Digital mixer 2, channel 1 coefficient byte[7:0]
0x1C MIX2_CH2_BYT1[7:0] 0x7F Digital mixer 2, channel 2 coefficient byte[31:24]
0x1D MIX2_CH2_BYT2[7:0] 0xFF Digital mixer 2, channel 2 coefficient byte[23:16]
0x1E MIX2_CH2_BYT3[7:0] 0xFF Digital mixer 2, channel 2 coefficient byte[15:8]
0x1F MIX2_CH2_BYT4[7:0] 0xFF Digital mixer 2, channel 2 coefficient byte[7:0]
0x20 MIX2_CH3_BYT1[7:0] 0x00 Digital mixer 2, channel 3 coefficient byte[31:24]
0x21 MIX2_CH3_BYT2[7:0] 0x00 Digital mixer 2, channel 3 coefficient byte[23:16]
0x22 MIX2_CH3_BYT3[7:0] 0x00 Digital mixer 2, channel 3 coefficient byte[15:8]
0x23 MIX2_CH3_BYT4[7:0] 0x00 Digital mixer 2, channel 3 coefficient byte[7:0]
0x24 MIX2_CH4_BYT1[7:0] 0x00 Digital mixer 2, channel 4 coefficient byte[31:24]
0x25 MIX2_CH4_BYT2[7:0] 0x00 Digital mixer 2, channel 4 coefficient byte[23:16]
0x26 MIX2_CH4_BYT3[7:0] 0x00 Digital mixer 2, channel 4 coefficient byte[15:8]
0x27 MIX2_CH4_BYT4[7:0] 0x00 Digital mixer 2, channel 4 coefficient byte[7:0]
0x28 MIX3_CH1_BYT1[7:0] 0x00 Digital mixer 3, channel 1 coefficient byte[31:24]
0x29 MIX3_CH1_BYT2[7:0] 0x00 Digital mixer 3, channel 1 coefficient byte[23:16]
0x2A MIX3_CH1_BYT3[7:0] 0x00 Digital mixer 3, channel 1 coefficient byte[15:8]
0x2B MIX3_CH1_BYT4[7:0] 0x00 Digital mixer 3, channel 1 coefficient byte[7:0]
0x2C MIX3_CH2_BYT1[7:0] 0x00 Digital mixer 3, channel 2 coefficient byte[31:24]
0x2D MIX3_CH2_BYT2[7:0] 0x00 Digital mixer 3, channel 2 coefficient byte[23:16]
0x2E MIX3_CH2_BYT3[7:0] 0x00 Digital mixer 3, channel 2 coefficient byte[15:8]
0x2F MIX3_CH2_BYT4[7:0] 0x00 Digital mixer 3, channel 2 coefficient byte[7:0]
0x30 MIX3_CH3_BYT1[7:0] 0x7F Digital mixer 3, channel 3 coefficient byte[31:24]
0x31 MIX3_CH3_BYT2[7:0] 0xFF Digital mixer 3, channel 3 coefficient byte[23:16]
0x32 MIX3_CH3_BYT3[7:0] 0xFF Digital mixer 3, channel 3 coefficient byte[15:8]
0x33 MIX3_CH3_BYT4[7:0] 0xFF Digital mixer 3, channel 3 coefficient byte[7:0]
0x34 MIX3_CH4_BYT1[7:0] 0x00 Digital mixer 3, channel 4 coefficient byte[31:24]
0x35 MIX3_CH4_BYT2[7:0] 0x00 Digital mixer 3, channel 4 coefficient byte[23:16]
0x36 MIX3_CH4_BYT3[7:0] 0x00 Digital mixer 3, channel 4 coefficient byte[15:8]
0x37 MIX3_CH4_BYT4[7:0] 0x00 Digital mixer 3, channel 4 coefficient byte[7:0]
0x38 MIX4_CH1_BYT1[7:0] 0x00 Digital mixer 4, channel 1 coefficient byte[31:24]
0x39 MIX4_CH1_BYT2[7:0] 0x00 Digital mixer 4, channel 1 coefficient byte[23:16]
0x3A MIX4_CH1_BYT3[7:0] 0x00 Digital mixer 4, channel 1 coefficient byte[15:8]
0x3B MIX4_CH1_BYT4[7:0] 0x00 Digital mixer 4, channel 1 coefficient byte[7:0]
0x3C MIX4_CH2_BYT1[7:0] 0x00 Digital mixer 4, channel 2 coefficient byte[31:24]
0x3D MIX4_CH2_BYT2[7:0] 0x00 Digital mixer 4, channel 2 coefficient byte[23:16]
0x3E MIX4_CH2_BYT3[7:0] 0x00 Digital mixer 4, channel 2 coefficient byte[15:8]
0x3F MIX4_CH2_BYT4[7:0] 0x00 Digital mixer 4, channel 2 coefficient byte[7:0]
0x40 MIX4_CH3_BYT1[7:0] 0x00 Digital mixer 4, channel 3 coefficient byte[31:24]
0x41 MIX4_CH3_BYT2[7:0] 0x00 Digital mixer 4, channel 3 coefficient byte[23:16]
0x42 MIX4_CH3_BYT3[7:0] 0x00 Digital mixer 4, channel 3 coefficient byte[15:8]
0x43 MIX4_CH3_BYT4[7:0] 0x00 Digital mixer 4, channel 3 coefficient byte[7:0]
0x44 MIX4_CH4_BYT1[7:0] 0x7F Digital mixer 4, channel 4 coefficient byte[31:24]
0x45 MIX4_CH4_BYT2[7:0] 0xFF Digital mixer 4, channel 4 coefficient byte[23:16]
0x46 MIX4_CH4_BYT3[7:0] 0xFF Digital mixer 4, channel 4 coefficient byte[15:8]
0x47 MIX4_CH4_BYT4[7:0] 0xFF Digital mixer 4, channel 4 coefficient byte[7:0]
0x48 IIR_N0_BYT1[7:0] 0x7F Programmable first-order IIR, N0 coefficient byte[31:24]
0x49 IIR_N0_BYT2[7:0] 0xFF Programmable first-order IIR, N0 coefficient byte[23:16]
0x4A IIR_N0_BYT3[7:0] 0xFF Programmable first-order IIR, N0 coefficient byte[15:8]
0x4B IIR_N0_BYT4[7:0] 0xFF Programmable first-order IIR, N0 coefficient byte[7:0]
0x4C IIR_N1_BYT1[7:0] 0x00 Programmable first-order IIR, N1 coefficient byte[31:24]
0x4D IIR_N1_BYT2[7:0] 0x00 Programmable first-order IIR, N1 coefficient byte[23:16]
0x4E IIR_N1_BYT3[7:0] 0x00 Programmable first-order IIR, N1 coefficient byte[15:8]
0x4F IIR_N1_BYT4[7:0] 0x00 Programmable first-order IIR, N1 coefficient byte[7:0]
0x50 IIR_D1_BYT1[7:0] 0x00 Programmable first-order IIR, D1 coefficient byte[31:24]
0x51 IIR_D1_BYT2[7:0] 0x00 Programmable first-order IIR, D1 coefficient byte[23:16]
0x52 IIR_D1_BYT3[7:0] 0x00 Programmable first-order IIR, D1 coefficient byte[15:8]
0x53 IIR_D1_BYT4[7:0] 0x00 Programmable first-order IIR, D1 coefficient byte[7:0]
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |