ZHCSL30B June 2009 – March 2020 PGA280
PRODUCTION DATA.
MIN | NOM | MAX | UNIT | ||
---|---|---|---|---|---|
fSCLK | Serial clock frequency | 16 | MHz | ||
tCLK | Serial clock time period | 62.5 | ns | ||
tSU_CSCK | Setup time: CS falling to first SCLK capture (falling) edge | 0 | ns | ||
tHT_CKCS | Delay time: last SCK capture (falling) to CS rising | 0 | ns | ||
tSU_CKDI | Setup time: SDI data valid to SCLK capture (falling) edge | 5 | ns | ||
tHT_CKDI | Hold time: SCLK capture (falling) edge to previous data valid on SDI | 10 | ns | ||
tDZ_CSDO | Delay time: CS rising to SDO going to Hi-Z | 25 | ns | ||
tD_CKDO | Delay time: SCLK rising edge to (next) data valid on SDO | 25 | ns |