SCAS291W MARCH 1993 – October 2016 SN54LVC138A , SN74LVC138A
PRODUCTION DATA.
The SNx4LVC138A devices are 3-to-8 decoders and demultiplexers. The three input pins, A, B, and C, select which output is active. The selected output is pulled LOW, while the remaining outputs are all HIGH. The conditions at the binary-select inputs at the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the requirement for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one active-high enable input reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
This device features three binary inputs to select a single active-low output. Three enable pins are also available to enable or disable the outputs. One active high enable and two active low enable pins are available, and any enable pin can be deactivated to force all outputs high. All three enable pins must be active for the output to be enabled.
The SN54LVC138A 3-line to 8-line decoder demultiplexer is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC138A 3-line to 8-line decoder demultiplexer is designed for 1.65-V to 3.6-V VCC operation.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V and 5-V system environment.
Table 2 lists the outputs of the SNx4LVC138A devices based on the possible input configurations.
ENABLE INPUTS | SELECT INPUTS | OUTPUTS | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
G1 | G2A | G2B | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
X | H | X | X | X | X | H | H | H | H | H | H | H | H |
X | X | H | X | X | X | H | H | H | H | H | H | H | H |
L | X | X | X | X | X | H | H | H | H | H | H | H | H |
H | L | L | L | L | L | L | H | H | H | H | H | H | H |
H | L | L | L | L | H | H | L | H | H | H | H | H | H |
H | L | L | L | H | L | H | H | L | H | H | H | H | H |
H | L | L | L | H | H | H | H | H | L | H | H | H | H |
H | L | L | H | L | L | H | H | H | H | L | H | H | H |
H | L | L | H | L | H | H | H | H | H | H | L | H | H |
H | L | L | H | H | L | H | H | H | H | H | H | L | H |
H | L | L | H | H | H | H | H | H | H | H | H | H | L |