ZHCSEQ7C February 2016 – December 2021 SN65DP141
PRODUCTION DATA
The SN65DP141 can be designed into many types of applications. All applications have certain requirements for the system to work properly. The voltage rails are required to support the lowest possible power consumption. Configure the device by using I2C. The GPIO configuration is provided as I2C is not available in all cases. Because sources may have different naming conventions, confirm the link between source and sink is correctly mapped through the SN65DP141.
PARAMETER | VALUE |
---|---|
Operating data rate | UHBR10 (10 Gbps) |
Supply voltage | 3.3 V |
Main link input voltage | VID = 75 mVpp to 1.2 Vpp |
Control pin Low | 1 KΩ pulled to GND |
Control pin Mid | No Connect |
Control pin Low | 1 KΩ pulled to High |
Main link AC decoupling capacitor | 75 to 200 nF, recommend 100 nF |
First approach for GAIN configuration: It is highly recommend that DC GAIN be set to 1, this leads the output to preserve the input amplitude (GAIN = 1):