ZHCSEQ7C February 2016 – December 2021 SN65DP141
PRODUCTION DATA
PARAMETER | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|
fSCL | SCL clock frequency | 400 | KHz | |||
tBUF | Bus free time between START and STOP conditions | 1.3 | µs | |||
tHDSTA | "Hold time after repeated START
condition. After this period, the first clock pulse is generated |
0.6 | µs | |||
tLOW | Low period of the SCL clock | 1.3 | µs | |||
tHIGH | High period of the SCL clock | 0.6 | µs | |||
tSUSTA | Setup time for a repeated START condition | 0.6 | µs | |||
tHDDAT | Data HOLD time | 0 | µs | |||
tSUDAT | Data setup time | 100 | µs | |||
tR | Rise time of both SDA and SCL signals | 300 | µs | |||
tF | Fall time of both SDA and SCL signals | 300 | µs | |||
tSUSTO | Setup time for STOP condition | 0.6 | µs |