8.6.1.1 Write Procedure
The following procedure is followed to write to the SN65DSI85-Q1 I2C registers.
- The master initiates a write operation by generating a start condition (S), followed by the SN65DSI85-Q1 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
- The SN65DSI85-Q1 device acknowledges the address cycle.
- The master presents the sub-address (I2C register within the SN65DSI85-Q1 device) to be written, consisting of one byte of data, MSB-first.
- The SN65DSI85-Q1 device acknowledges the sub-address cycle.
- The master presents the first byte of data to be written to the I2C register.
- The SN65DSI85-Q1 device acknowledges the byte transfer.
- The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the SN65DSI85-Q1 device.
- The master terminates the write operation by generating a stop condition (P).