8.6.1.2 Read Procedure
The following procedure is followed to read the SN65DSI85-Q1 I2C registers:
- The master initiates a read operation by generating a start condition (S), followed by the SN65DSI85-Q1 7-bit address and a one-value W/R bit to indicate a read cycle.
- The SN65DSI85-Q1 device acknowledges the address cycle.
- The SN65DSI85-Q1 device transmits the contents of the memory registers MSB-first starting at register 00h. If a write to the SN65DSI85-Q1 I2C register occurred prior to the read, then the SN65DSI85-Q1 will start at the sub-address specified in the write.
- The SN65DSI85-Q1 device waits for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I2C master acknowledges reception of each data byte transfer.
- If an ACK is received, the SN65DSI85-Q1 device transmits the next byte of data.
- The master terminates the read operation by generating a stop condition (P).