ZHCSFS6B July 2016 – June 2018 SN65DSI85-Q1
PRODUCTION DATA.
Address 0x3C is shown in Figure 59 and described in Table 48.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | CHA_TEST_PATTERN | Reserved | CHB_TEST_PATTERN | ||||
R/W-0 | R/W-0 |
LEGEND: R/W = Read/Write; R = Read only; W = Write only (reads return undetermined values); R/W1C = Read and Write 1 to Clear |
BIT | FIELD | TYPE | RESET | DESCRIPTION |
---|---|---|---|---|
7-5 | Reserved | Reserved | ||
4 | CHA_TEST_PATTERN | R/W | 0 | TEST PATTERN GENERATION PURPOSE ONLY.
When this bit is set, the SN65DSI85-Q1 will generate a video test pattern for Channel A based on the values programmed into the Video Registers for Channel A |
3-1 | Reserved | Reserved | ||
0 | CHB_TEST_PATTERN | R/W | 0 | TEST PATTERN GENERATION PURPOSE ONLY.
When this bit is set, the SN65DSI85-Q1 will generate a video test pattern for Channel B based on the values programmed into the Video Registers for Channel B. This field is only applicable when CSR 0x10.6:5 = 10 |