ZHCSTS8J April   2004  – April 2024 SN74AVCH8T245

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Electrical Characteristics
    6. 5.6  Switching Characteristics, VCCA = 1.2V
    7. 5.7  Switching Characteristics, VCCA= 1.5V ± 0.1V
    8. 5.8  Switching Characteristics, VCCA= 1.8V ± 0.15V
    9. 5.9  Switching Characteristics, VCCA= 2.5V ± 0.2V
    10. 5.10 Switching Characteristics, VCCA= 3.3V ± 0.3V
    11. 5.11 Operating Characteristics
    12. 5.12 Typical Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Fully Configurable Dual-Rail Design
      2. 7.3.2 Supports High-Speed Translation
      3. 7.3.3 Partial-Power-Down Mode Operation
      4. 7.3.4 Bus-Hold Circuitry
      5. 7.3.5 VCC Isolation Feature
    4. 7.4 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 Documentation Support
      1. 9.1.1 Related Documentation
    2. 9.2 接收文档更新通知
    3. 9.3 支持资源
    4. 9.4 Trademarks
    5. 9.5 静电放电警告
    6. 9.6 术语表
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • DGV|24
  • RHL|24
  • PW|24
散热焊盘机械数据 (封装 | 引脚)
订购信息

7.4 Device Functional Modes

Table 7-2 lists the functional modes of the SN74AVCH8T245.

Table 7-2 Function Table (Each 8-Bit Section)
CONTROL INPUTS(1)OUTPUT CIRCUITSOPERATION
OEDIRA PORTB PORT
LLEnabledHi-ZB data to A bus
LHHi-ZEnabledA data to B bus
HXHi-ZHi-ZIsolation
(1) Input circuits of the data I/Os are always active.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |