ZHCSO35A August   2020  – May 2021 SN74HCS165

PRODUCTION DATA  

  1. 特性
  2. 应用
  3. 说明
    1.     4
    2.     5
  4. Revision History
  5. Pin Configuration and Functions
    1.     8
    2.     9
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Characteristics
    7. 6.7 Switching Characteristics
    8. 6.8 Operating Characteristics
    9. 6.9 Typical Characteristics
  7. Parameter Measurement Information
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Balanced CMOS Push-Pull Outputs
      2. 8.3.2 CMOS Schmitt-Trigger Inputs
      3. 8.3.3 Clamp Diode Structure
      4. 8.3.4 Latching Logic
    4. 8.4 Device Functional Modes
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 Power Considerations
        2. 9.2.1.2 Input Considerations
        3. 9.2.1.3 Output Considerations
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 接收文档更新通知
    3. 12.3 支持资源
    4. 12.4 Trademarks
    5. 12.5 静电放电警告
    6. 12.6 术语表
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Device Functional Modes

The Operating Mode Table and the Output Function Table list the functional modes of the SN74HCS165.

Table 8-1 Operating Mode Table
INPUTS(1) FUNCTION
SH/LD CLK CLK INH
L X X Parallel load
H H X No change
H X H No change
H L Shift(2)
H L Shift(2)
H = High Voltage Level, L = Low Voltage Level, X = Don't Care, ↑ = Low to High transition
Shift : Content of each internal register shifts towards serial output QH. Data at SER is shifted into the first register.
Table 8-2 Output Function Table
INTERNAL REGISTERS(1)(2) OUTPUTS(2)
A — G H Q Q
X L L H
X H H L
Internal registers refer to the shift registers inside the device. These values are set by either loading data from the parallel inputs, or by clocking data in from the serial input.
H = High Voltage Level, L = Low Voltage Level, X = Don't Care