ZHCSN45B December   2021  – December 2023 SN75LVPE5412

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 DC Electrical Characteristics
    6. 5.6 High Speed Electrical Characteristics
    7. 5.7 SMBUS/I2C Timing Characteristics
    8. 5.8 Typical Characteristics
    9. 5.9 Typical Jitter Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Five-Level Control Inputs
      2. 6.3.2 Linear Equalization
      3. 6.3.3 Flat Gain
      4. 6.3.4 Receiver Detect State Machine
    4. 6.4 Device Functional Modes
      1. 6.4.1 Active PCIe Mode
      2. 6.4.2 Active Buffer Mode
      3. 6.4.3 Standby Mode
    5. 6.5 Programming
      1. 6.5.1 Pin Mode
      2. 6.5.2 SMBUS/I2C Register Control Interface
        1. 6.5.2.1 Shared Registers
        2. 6.5.2.2 Channel Registers
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 PCIe x8 Lane Switching
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
      2. 7.2.2 Protocol Agnostic Linear Redriver for High Speed Interfaces
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 接收文档更新通知
    2. 8.2 支持资源
    3. 8.3 Trademarks
    4. 8.4 静电放电警告
    5. 8.5 术语表
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • RUA|42
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.3.2 Linear Equalization

The SN75LVPE5412 receivers feature a continuous-time linear equalizer (CTLE) that applies high-frequency boost and low-frequency attenuation to help equalize the frequency-dependent insertion loss effects of a passive channel. The receivers implement two stage linear equalizer for wide range of equalization capability. The equalizer stages also provide flexibility to make subtle modifications of mid-frequency boost for best EQ gain profile match with wide range of channel media characteristics. The EQ profile control feature is only available in SMBus/I2C Mode. In Pin Mode the settings are optimized for FR4 traces.

Table 6-2 shows available equalization boost through EQ control pins or SMBus/I2C registers. In Pin Control mode EQ1 and EQ0 pins set equalization boost for all channels. In I2C Mode individual channels can be independently programmed for EQ boost.

Table 6-2 Equalization Control Settings
EQUALIZATION SETTING TYPICAL EQ BOOST (dB)
EQ INDEX Pin Mode SMBus/I2C Mode At 8 GHz At 16 GHz
EQ1 EQ0 eq_stage1_3:0 eq_stage2_2:0 eq_profile_3:0 eq_stage1_bypass
0 L0 L0 0 0 0 1 2.0 4.0
1 L0 L1 1 0 0 1 4.0 6.0
2 L0 L2 3 0 0 1 5.0 8.0
3 L0 L3 7 0 0 1 7.0 10.0
4 L0 L4 7 1 0 1 8.0 12.0
5 L1 L0 0 0 1 0 7.0 12.0
6 L1 L1 1 0 1 0 7.5 13.0
7 L1 L2 2 0 1 0 8.0 14.0
8 L1 L3 3 0 3 0 9.0 15.0
9 L1 L4 4 0 3 0 10.0 15.5
10 L2 L0 5 1 7 0 10.5 16.0
11 L2 L1 6 1 7 0 11.0 17.0
12 L2 L2 8 1 7 0 12.0 17.5
13 L2 L3 10 1 7 0 12.5 18.5
14 L2 L4 10 2 15 0 13.0 19.0
15 L3 L0 11 3 15 0 14.0 20.0
16 L3 L1 12 4 15 0 15.0 21.0
17 L3 L2 13 5 15 0 16.0 22.0
18 L3 L3 14 6 15 0 16.5 23.0
19 L3 L4 15 7 15 0 17.0 24.0
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |