ZHCSFY2B August 2015 – February 2019 TAS2555
PRODUCTION DATA.
PARAMETER | TEST CONDITION | Standard-Mode | Fast-Mode | UNITS | |||||
---|---|---|---|---|---|---|---|---|---|
MIN | TYP | MAX | MIN | TYP | MAX | ||||
fSCL | SCL clock frequency | 0 | 100 | 0 | 400 | kHz | |||
tHD;STA | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 4 | 0.6 | μs | |||||
tLOW | LOW period of the SCL clock | 4.7 | 1.3 | μs | |||||
tHIGH | HIGH period of the SCL clock | 4 | 0.6 | μs | |||||
tSU;STA | Setup time for a repeated START condition | 4.7 | 0.6 | μs | |||||
tHD;DAT | Data hold time: For I2C bus devices | 0 | 3.45 | 0 | 0.9 | μs | |||
tSU;DAT | Data set-up time | 250 | 100 | ns | |||||
tr | SDA and SCL Rise Time | 1000 | 20 + 0.1 × Cb | 300 | ns | ||||
tf | SDA and SCL Fall Time | 300 | 20 + 0.1 × Cb | 300 | ns | ||||
tSU;STO | Set-up time for STOP condition | 4 | 0.6 | μs | |||||
tBUF | Bus free time between a STOP and START condition | 4.7 | 1.3 | μs | |||||
Cb | Capacitive load for each bus line | 400 | 400 | pF |