ZHCSFW8 December   2016 TAS5414C

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements for I2C Interface Signals
    7. 6.7 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Descption
      1. 7.3.1  Preamplifier
      2. 7.3.2  Pulse-Width Modulator (PWM)
      3. 7.3.3  Gate Drive
      4. 7.3.4  Power FETs
      5. 7.3.5  Load Diagnostics
      6. 7.3.6  Protection and Monitoring
      7. 7.3.7  I2C Serial Communication Bus
      8. 7.3.8  I2C Bus Protocol
      9. 7.3.9  Hardware Control Pins
      10. 7.3.10 AM Radio Avoidance
    4. 7.4 Device Functional Modes
      1. 7.4.1 Audio Shutdown and Restart Sequence
      2. 7.4.2 Latched-Fault Shutdown and Restart Sequence Control
    5. 7.5 Programming
      1. 7.5.1 Random Write
      2. 7.5.2 Sequential Write
      3. 7.5.3 Random Read
      4. 7.5.4 Sequential Read
    6. 7.6 Register Maps
      1. 7.6.1  Register Summary
      2. 7.6.2  Registers
        1. 7.6.2.1 Fault Register 1 (0x00) Protection
      3. 7.6.3  Fault Register 2 (0x01) Protection
      4. 7.6.4  Diagnostic Register 1 (0x02) Load Diagnostics
      5. 7.6.5  Diagnostic Register 2 (0x03) Load Diagnostics
      6. 7.6.6  External Status Register 1 (0x04) Fault Detection
      7. 7.6.7  External Status Register 2 (0x05) Output State of Individual Channels
      8. 7.6.8  External Status Register 3 (0x06) Play and Mute Modes
      9. 7.6.9  External Status Register 4 (0x07) Load Diagnostics
      10. 7.6.10 External Control Register 1 (0x08) Gain Select
      11. 7.6.11 External Control Register 2 (0x09) Overcurrent Control
      12. 7.6.12 External Control Register 3 (0x0A) Switching Frequency Select and Clip_OTW Configuration
      13. 7.6.13 External Control Register 4 (0x0B) Load Diagnostics and Master/Slave Control
      14. 7.6.14 External Control Register 5 (0x0C) Output Control
      15. 7.6.15 External Control Register 6 (0x0D) Output Control
      16. 7.6.16 External Control Register 7 (0x10) Miscellaneous Selection
      17. 7.6.17 External Status Register 5 (0x13) Overtemperature and Thermal Foldback Status
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Hardware and Software Design
        2. 8.2.2.2 Parallel Operation (PBTL)
        3. 8.2.2.3 Input Filter Design
        4. 8.2.2.4 Amplifier Output Filtering
        5. 8.2.2.5 Line Driver Applications
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Thermal Consideration
    4. 10.4 Electrical Connection of Heat Slug and Heat Sink
    5. 10.5 EMI Considerations
  11. 11器件和文档支持
    1. 11.1 社区资源
    2. 11.2 商标
    3. 11.3 静电放电警告
    4. 11.4 Glossary
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5 Pin Configuration and Functions

The pin assignments are shown as follows.

PHD Package
64-Pin HTQFP
Top View
TAS5414C pinout_phd64_5414_los673_r1.png

Pin Functions

PIN TYPE(1) DESCRIPTION
NAME TAS5414C
PHD Package
NO.
A_BYP 11 PBY Bypass pin for the AVDD analog regulator
CLIP_OTW 6 DO Reports CLIP, OTW, or both. It also reports tweeter detection during tweeter mode. Open-drain
CP 41 CP Top of main storage capacitor for charge pump (bottom goes to PVDD)
CPC_BOT 40 CP Bottom of flying capacitor for charge pump
CPC_TOP 42 CP Top of flying capacitor for charge pump
D_BYP 5 PBY Bypass pin for DVDD regulator output
FAULT 1 DO Global fault output (open drain): UV, OV, OTSD, OCSD, DC
GND 3, 7, 8, 9, 12, 14, 16, 17, 21, 22, 23, 24, 25, 26, 30, 31, 32, 35, 38, 39, 43, 46, 49, 50, 51, 55, 56, 57, 58, 59, 60 GND Ground
I2C_ADDR 62 AI I2C address bit
IN1_P 13 AI Non-inverting analog input for channel 1
IN2_P 15 AI Non-inverting analog input for channel 2
IN3_P 19 AI Non-inverting analog input for channel 3
IN4_P 20 AI Non-inverting analog input for channel 4
IN_M 18 ARTN Signal return for the four analog channel inputs (TAS5414C only)
MUTE 2 AI Gain ramp control: mute (low), play (high)
OSC_SYNC 61 DI/DO Oscillator input from master or output to slave amplifiers
OUT1_M 48 PO – polarity output for bridge 1
OUT1_P 47 PO + polarity output for bridge 1
OUT2_M 45 PO – polarity output for bridge 2
OUT2_P 44 PO + polarity output for bridge 2
OUT3_M 37 PO – polarity output for bridge 3
OUT3_P 36 PO + polarity output for bridge 3
OUT4_M 34 PO – polarity output for bridge 4
OUT4_P 33 PO + polarity output for bridge 4
PVDD 27, 28, 29, 52, 53, 54 PWR PVDD supply
REXT 10 AI Precision resistor pin to set analog reference
SCL 64 DI I2C clock input from system I2C master
SDA 63 DI/DO I2C data I/O for communication with system I2C master
STANDBY 4 DI Active-low STANDBY pin. Standby (low), power up (high)
(1) DI = digital input, DO = digital output, AI = analog input, ARTN = analog signal return, PWR = power supply, PBY = power bypass, PO = power output, GND = ground, CP = charge pump.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |