SLAS988B June   2014  – August 2015 TAS5756M

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1. 6.1 Internal Pin Configurations
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics
    6. 7.6  MCLK Timing
    7. 7.7  Serial Audio Port Timing - Slave Mode
    8. 7.8  Serial Audio Port Timing - Master Mode
    9. 7.9  I2C Bus Timing - Standard
    10. 7.10 I2C Bus Timing - Fast
    11. 7.11 SPK_MUTE Timing
    12. 7.12 Power Dissipation
    13. 7.13 Typical Characteristics
      1. 7.13.1 Bridge Tied Load (BTL) Configuration Curves
      2. 7.13.2 Parallel Bridge Tied Load (PBTL) Configuration
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Power-on-Reset (POR) Function
      2. 8.3.2 Device Clocking
      3. 8.3.3 Serial Audio Port
        1. 8.3.3.1 Clock Master Mode from Audio Rate Master Clock
        2. 8.3.3.2 Clock Master from a Non-Audio Rate Master Clock
        3. 8.3.3.3 Clock Slave Mode with 4-Wire Operation (SCLK, MCLK, LRCK/FS, SDIN)
        4. 8.3.3.4 Clock Slave Mode with SLCK PLL to Generate Internal Clocks (3-Wire PCM)
          1. 8.3.3.4.1 Clock Generation using the PLL
          2. 8.3.3.4.2 PLL Calculation
            1. 8.3.3.4.2.1 Examples:
        5. 8.3.3.5 Serial Audio Port - Data Formats and Bit Depths
          1. 8.3.3.5.1 Data Formats and Master/Slave Modes of Operation
        6. 8.3.3.6 Input Signal Sensing (Power-Save Mode)
        7. 8.3.3.7 Serial Data Output
      4. 8.3.4 Modulation Scheme
        1. 8.3.4.1 BD-Modulation
      5. 8.3.5 miniDSP Audio Processing Engine
        1. 8.3.5.1 HybridFlow Architecture
        2. 8.3.5.2 Volume Control
          1. 8.3.5.2.1 Digital Volume Control
            1. 8.3.5.2.1.1 Emergency Volume Ramp Down
      6. 8.3.6 Adjustable Amplifier Gain and Switching Frequency Selection
      7. 8.3.7 Error Handling and Protection Suite
        1. 8.3.7.1 Device Overtemperature Protection
        2. 8.3.7.2 SPK_OUTxx Overcurrent Protection
        3. 8.3.7.3 DC Offset Protection
        4. 8.3.7.4 Internal VAVDD Undervoltage-Error Protection
        5. 8.3.7.5 Internal VPVDD Undervoltage-Error Protection
        6. 8.3.7.6 Internal VPVDD Overvoltage-Error Protection
        7. 8.3.7.7 External Undervoltage-Error Protection
        8. 8.3.7.8 Internal Clock Error Notification (CLKE)
      8. 8.3.8 GPIO Port and Hardware Control Pins
      9. 8.3.9 I2C Communication Port
        1. 8.3.9.1 Slave Address
        2. 8.3.9.2 Register Address Auto-Increment Mode
        3. 8.3.9.3 Packet Protocol
        4. 8.3.9.4 Write Register
        5. 8.3.9.5 Read Register
    4. 8.4 Device Functional Modes
      1. 8.4.1 Serial Audio Port Operating Modes
      2. 8.4.2 Communication Port Operating Modes
      3. 8.4.3 Audio Processing Modes via HybridFlow Audio Processing
      4. 8.4.4 Speaker Amplifier Operating Modes
        1. 8.4.4.1 Stereo Mode
        2. 8.4.4.2 Mono Mode
        3. 8.4.4.3 Bi-Amp Mode
        4. 8.4.4.4 Master and Slave Mode Clocking for Digital Serial Audio Port
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 External Component Selection Criteria
      2. 9.1.2 Component Selection Impact on Board Layout, Component Placement, and Trace Routing
      3. 9.1.3 Amplifier Output Filtering
      4. 9.1.4 Programming the TAS5756M
        1. 9.1.4.1 Resetting the TAS5756M registers and modules
        2. 9.1.4.2 Adaptive Mode and using CRAM buffers
    2. 9.2 Typical Applications
      1. 9.2.1 2.0 (Stereo BTL) System
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Step One: Hardware Integration
          2. 9.2.1.2.2 Step Two: HybridFlow Selection and System Level Tuning
          3. 9.2.1.2.3 Step Three: Software Integration
        3. 9.2.1.3 Application Curves
      2. 9.2.2 Mono (PBTL) Systems
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 Step One: Hardware Integration
          2. 9.2.2.2.2 Step Two: HybridFlow Selection and System Level Tuning
          3. 9.2.2.2.3 Step Three: Software Integration
        3. 9.2.2.3 Application Specific Performance Plots for Mono (PBTL) Systems
      3. 9.2.3 2.1 (Stereo BTL + External Mono Amplifier) Systems
        1. 9.2.3.1 Basic 2.1 System (TAS5756M Device + Simple Digital Input Amplifier)
        2. 9.2.3.2 Advanced 2.1 System (Two TAS5756M devices)
        3. 9.2.3.3 Design Requirements
        4. 9.2.3.4 Detailed Design Procedure
          1. 9.2.3.4.1 Step One: Hardware Integration
          2. 9.2.3.4.2 Step Two: HybridFlow Selection and System Level Tuning
          3. 9.2.3.4.3 Step Three: Software Integration
        5. 9.2.3.5 Application Specific Performance Plots for 2.1 (Stereo BTL + External Mono Amplifier) Systems
      4. 9.2.4 2.2 (Dual Stereo BTL) Systems
        1. 9.2.4.1 Design Requirements
        2. 9.2.4.2 Detailed Design Procedure
          1. 9.2.4.2.1 Step One: Hardware Integration
          2. 9.2.4.2.2 Step Two: HybridFlow Selection and System Level Tuning
          3. 9.2.4.2.3 Step Three: Software Integration
        3. 9.2.4.3 Application Specific Performance Plots for 2.2 (Dual Stereo BTL) Systems
      5. 9.2.5 1.1 (Dual BTL, Bi-Amped) Systems
        1. 9.2.5.1 Design Requirements
        2. 9.2.5.2 Detailed Design Procedure
          1. 9.2.5.2.1 Step One: Hardware Integration
          2. 9.2.5.2.2 Step Two: HybridFlow Selection and System Level Tuning
          3. 9.2.5.2.3 Step Three: Software Integration
        3. 9.2.5.3 Application Specific Performance Plots for 1.1 (Dual BTL, Bi-Amped) Systems
  10. 10Power Supply Recommendations
    1. 10.1 Power Supplies
      1. 10.1.1 DVDD Supply
      2. 10.1.2 PVDD Supply
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 General Guidelines for Audio Amplifiers
      2. 11.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network
      3. 11.1.3 Optimizing Thermal Performance
        1. 11.1.3.1 Device, Copper, and Component Layout
        2. 11.1.3.2 Stencil Pattern
          1. 11.1.3.2.1 PCB footprint and Via Arrangement
            1. 11.1.3.2.1.1 Solder Stencil
    2. 11.2 Layout Example
      1. 11.2.1 2.0 (Stereo BTL) System
      2. 11.2.2 Mono (PBTL) System
      3. 11.2.3 2.1 (Stereo BTL + Mono PBTL) Systems
      4. 11.2.4 2.2 (Dual Stereo BTL) Systems
      5. 11.2.5 1.1 (Bi-Amped BTL) Systems
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Device Nomenclature
      2. 12.1.2 Development Support
    2. 12.2 Community Resources
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

DCA Package
48-Pin HTSSOP With PowerPAD™
Top View
TAS5756M PO_48DCA_SLAS988.gif

Pin Functions

PIN TYPE(1) INTERNAL TERMINATION DESCRIPTION
NAME NO.
ADR0 26 DI Figure 11 Sets the LSB of the I2C address to 0 if pulled to GND, to 1 if pulled to DVDD
ADR1 20 DI Sets the second LSB of the I2C address to 0 if pulled to GND, to 1 if pulled to DVDD
AGND 10 G — Ground reference for analog circuitry(2)
15
AVDD 14 P Figure 2 Power supply for internal analog circuitry
BSTRPA– 1 P Figure 3 Connection point for the SPK_OUTA– bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTA–
BSTRPA+ 5 P Connection point for the SPK_OUTA+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTA
BSTRPB– 48 P Connection point for the SPK_OUTB– bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTB–
BSTRPB+ 44 P Connection point for the SPK_OUTB+ bootstrap capacitor which is used to create a power supply for the high-side gate drive for SPK_OUTB+
CN 34 P Figure 15 Negative pin for capacitor connection used in the line--driver charge pump
CP 32 P Figure 14 Positive pin for capacitor connection used in the line-driver charge pump
CPVDD 31 P Figure 2 Power supply for charge pump circuitry
CPVSS 35 P Figure 15 –3.3-V supply generated by charge pump for the DAC
DAC_OUTA 13 AO Figure 8 Single-ended output for Channel A of the DAC
DAC_OUTB 36 AO Single-ended output for Channel B of the DAC
DGND 29 G — Ground reference for digital circuitry. Connect this pin to the system ground.
DVDD 30 P Figure 2 Power supply for the internal digital circuitry
DVDD_REG 28 P Figure 16 Voltage regulator derived from DVDD supply for use for internal digital circuitry. This pin is provided as a connection point for filtering capacitors for this supply and must not be used to power any external circuitry.
GND 33 G — Ground pin for device. This pin should be connected to the system ground.
GPIO0 18 DI/O Figure 11 General purpose input/output pins (GPIOx) which can be incorporated in a HybridFlow for a given purpose. Refer to documentation of target HybridFlow to determine if any of these pins are required by the HybridFlow and, if so, how they are to be used. In most HybridFlows, presentation of a serial audio signal, called SDOUT, is done through GPIO2.
GPIO1 19
GPIO2 21
GVDD_REG 8 P Figure 5 Voltage regulator derived from PVDD supply to generate the voltage required for the gate drive of output MOSFETs. This pin is provided as a connection point for filtering capacitors for this supply and must not be used to power any external circuitry.
LRCK/FS 25 DI/O Figure 12 Word select clock for the digital signal that is active on the serial port's input data line. In I2S, LJ, and RJ, this corresponds to the left channel and right channel boundary. In TDM mode, this corresponds to the frame sync boundary.
MCLK 22 DI Master clock used for internal clock tree and sub-circuit and state machine clocking
PGND 3 G — Ground reference for power device circuitry. Connect this pin to the system ground.
39
46
PVDD 6 P Figure 1 Power supply for internal power circuitry
7
41
42
43
SCL 17 DI Figure 10 I2C serial control port clock
SCLK 23 DI/O Figure 12 Bit clock for the digital signal that is active on the input data line of the serial data port
SDA 16 DI/O Figure 9 I2C serial control port data
SDIN 24 D1 Figure 12 Data line to the serial data port
SPK_INA– 11 AI Figure 7 Negative pin for differential speaker amplifier input A
SPK_INA+ 12 AI Positive pin for differential speaker amplifier input A
SPK_INB– 38 AI Negative pin for differential speaker amplifier input B
SPK_INB+ 37 AI Positive pin for differential speaker amplifier input B
SPK_FAULT 40 DO Figure 17 Fault pin which is pulled low when an overcurrent, overtemperature, overvoltage, undervoltage, or DC detect event occurs
SPK_GAIN/FREQ 9 AI Figure 6 Sets the gain and switching frequency of the speaker amplifier, latched in upon start-up of the device.
SPK_OUTA– 2 AO Figure 4 Negative pin for differential speaker amplifier output A
SPK_OUTA+ 4 AO Positive pin for differential speaker amplifier output A
SPK_OUTB– 47 AO Negative pin for differential speaker amplifier output B
SPK_OUTB+ 45 AO Positive pin for differential speaker amplifier output B
SPK_MUTE 27 I Figure 13 Speaker amplifier mute which must be pulled low (connected to DGND) to mute the device and pulled high (connected to DVDD) to unmute the device.
Themal pad G — Provides both electrical and thermal connection from the device to the board. A matching ground pad must be provided on the PCB and the device connected to it through solder. For proper electrical operation, this ground pad must be connected to the system ground.
(1) AI = Analog input, AO = Analog output, DI = Digital Input, DO = Digital Output, DI/O = Digital Bi-directional (input and output), P = Power, G = Ground (0 V)
(2) This pin should be connected to the system ground.

6.1 Internal Pin Configurations

TAS5756M io_equivalents_pin06.gifFigure 1. PVDD Pins
TAS5756M io_equivalents_pin01.gifFigure 3. BSTRPxx Pins
TAS5756M io_equivalents_pin08.gifFigure 5. GVDD_REG Pin
TAS5756M io_equivalents_pin11.gifFigure 7. SPK_INxx Pins
TAS5756M io_equivalents_pin16.gifFigure 9. SDA Pin
TAS5756M io_equivalents_pin18.gifFigure 11. GPIO and ADR Pins
TAS5756M io_equivalents_pin27.gifFigure 13. SPK_MUTE Pin
TAS5756M io_equivalents_pin34.gifFigure 15. CN and CPVSS Pins
TAS5756M io_equivalents_pin40.gifFigure 17. SPK_FAULT Pin
TAS5756M io_equivalents_pin14.gifFigure 2. AVDD, DVDD and CPVDD Pins
TAS5756M io_equivalents_pin02.gifFigure 4. SPK_OUTxx Pins
TAS5756M io_equivalents_pin09.gifFigure 6. SPK_GAIN/FREQ Pin
TAS5756M io_equivalents_pin13.gifFigure 8. DAC_OUTx Pins
TAS5756M io_equivalents_pin17.gifFigure 10. SCL Pin
TAS5756M io_equivalents_pin22.gifFigure 12. SCLK, BCLK, SDIN, and LRCK/FS Pins
TAS5756M io_equivalents_pin32.gifFigure 14. CP Pin
TAS5756M io_equivalents_pin28.gifFigure 16. DVDD_REG Pin
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |