ZHCSDC1D September 2013 – October 2018 TAS5766M , TAS5768M
PRODUCTION DATA.
The analog class-D amplifier gain of the TAS576xM is set by the voltage divider connected to the GAIN/FSW control pin. Output Stage switch frequency multiplication is also controlled by the same pin, giving a ratio of 8, 10, 12 or 16x the I2S input sample rate. An internal ADC is used to detect the 8 input states. The first four stages sets the GAIN to 14 dB, while the next four stages sets the GAIN to 20 dB.
A gain setting of 14 dB is recommended for supply voltages of 12V and lower, while a gain of 20 dB is recommended for supply voltages up to 26.4 V. Table 22 shows the recommended resistor values and the state and gain:
Ra
(to GND) |
Rb
(to GVDD) |
INPUT
IMPEDANCE |
GAIN | FSW –
RATIO TO LRCLK |
FSW w.
44.1 kHz |
FSW w.
48 kHz |
---|---|---|---|---|---|---|
10 0kΩ | OPEN | 120 kΩ | 14 dB | 8 | 353 kHz | 384 kHz |
20 kΩ | 100 kΩ | 120 kΩ | 14 dB | 10 | 441 kHz | 480 kHz |
38 kΩ | 100 kΩ | 120 kΩ | 14 dB | 12 | 529 kHz | 576 kHz |
47 kΩ | 75 kΩ | 120 kΩ | 14 dB | 16 | 706 kHz | 768 kHz |
51 kΩ | 51 kΩ | 60 kΩ | 20 dB | 8 | 353 kHz | 384 kHz |
75 kΩ | 47 kΩ | 60 kΩ | 20 dB | 10 | 441 kHz | 480 kHz |
100 kΩ | 39 kΩ | 60 kΩ | 20 dB | 12 | 529 kHz | 576 kHz |
100 kΩ | 20 kΩ | 60 kΩ | 20 dB | 16 | 706 kHz | 768 kHz |