ZHCSI92D May   2018  – November 2020 TAS5805M

PRODUCTION DATA  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
      1. 6.7.1 Bridge Tied Load (BTL) Configuration Curves with 1SPW Mode
      2. 6.7.2 Bridge Tied Load (BTL) Configuration Curves with BD Mode
      3. 6.7.3 Bridge Tied Load (BTL) Configuration Curves with Ferrite Bead + Capacitor as the Output Filter
      4. 6.7.4 Parallel Bridge Tied Load (PBTL) Configuration with 1SPW Modulation
      5. 6.7.5 Parallel Bridge Tied Load (PBTL) Configuration with BD Modulation
  8. 7 Parameter Measurement Information
  9. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Power Supplies
      2. 7.3.2 Device Clocking
      3. 7.3.3 Serial Audio Port – Clock Rates
      4. 7.3.4 Clock Halt Auto-recovery
      5. 7.3.5 Sample Rate on the Fly Change
      6. 7.3.6 Serial Audio Port - Data Formats and Bit Depths
      7. 7.3.7 Digital Audio Processing
      8. 7.3.8 Class D Audio Amplifier
        1. 7.3.8.1 Speaker Amplifier Gain Select
        2. 7.3.8.2 Class D Loop Bandwidth and Switching Frequency Setting
    4. 7.4 Device Functional Modes
      1. 7.4.1 Software Control
      2. 7.4.2 Speaker Amplifier Operating Modes
        1. 7.4.2.1 BTL Mode
        2. 7.4.2.2 PBTL Mode
      3. 7.4.3 Low EMI Modes
        1. 7.4.3.1 Spread Spectrum
        2. 7.4.3.2 Channel to Channel Phase Shift
        3. 7.4.3.3 Multi-Devices PWM Phase Synchronization
      4. 7.4.4 Thermal Foldback
      5. 7.4.5 Device State Control
      6. 7.4.6 Device Modulation
        1. 7.4.6.1 BD Modulation
        2. 7.4.6.2 1SPW Modulation
        3. 7.4.6.3 Hybrid Modulation
    5. 7.5 Programming and Control
      1. 7.5.1 I2 C Serial Communication Bus
      2. 7.5.2 Slave Address
        1. 7.5.2.1 Random Write
        2. 7.5.2.2 Sequential Write
        3. 7.5.2.3 Random Read
        4. 7.5.2.4 Sequential Read
        5. 7.5.2.5 DSP Memory Book, Page and BQ Coefficients Update
        6. 7.5.2.6 Example Use
        7. 7.5.2.7 Checksum
          1. 7.5.2.7.1 Cyclic Redundancy Check (CRC) Checksum
          2. 7.5.2.7.2 Exclusive or (XOR) Checksum
      3. 7.5.3 Control via Software
        1. 7.5.3.1 Startup Procedures
        2. 7.5.3.2 Shutdown Procedures
        3. 7.5.3.3 Protection and Monitoring
          1. 7.5.3.3.1 Overcurrent Shutdown (OCSD)
          2. 7.5.3.3.2 Speaker DC Protection
          3. 7.5.3.3.3 Device Over Temperature Protection
          4. 7.5.3.3.4 Device Over Voltage/Under Voltage Protection
            1. 7.5.3.3.4.1 Over Voltage Protection
            2. 7.5.3.3.4.2 Under Voltage Protection
          5. 7.5.3.3.5 Clock Fault
    6. 7.6 Register Maps
      1. 7.6.1 CONTROL PORT Registers
  10. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Bootstrap Capacitors
      2. 8.1.2 Inductor Selections
      3. 8.1.3 Power Supply Decoupling
      4. 8.1.4 Output EMI Filtering
    2. 8.2 Typical Applications
      1. 8.2.1 2.0 (Stereo BTL) System
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedures
          1. 8.2.1.2.1 Step 1: Hardware Integration
          2. 8.2.1.2.2 Step 2: Speaker Tuning
          3. 8.2.1.2.3 Step 3: Software Integration
        3. 8.2.1.3 Application Curves
          1. 8.2.1.3.1 Audio Performance
          2. 8.2.1.3.2 EN55022 Conducted Emissions Results with Ferrite Bead as output filter
          3. 8.2.1.3.3 EN55022 Radiated Emissions Results with Ferrite Bead as output filter
      2. 8.2.2 MONO (PBTL) Systems
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
        3. 8.2.2.3 Application Curves
      3. 8.2.3 Advanced 2.1 System (Two TAS5805M Devices)
  11. 9 Power Supply Recommendations
    1. 9.1 DVDD Supply
    2. 9.2 PVDD Supply
  12. 9 Layout
    1. 9.1 Layout Guidelines
      1. 9.1.1 General Guidelines for Audio Amplifiers
      2. 9.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network
      3. 9.1.3 Optimizing Thermal Performance
        1. 9.1.3.1 Device, Copper, and Component Layout
        2. 9.1.3.2 Stencil Pattern
          1. 9.1.3.2.1 PCB footprint and Via Arrangement
          2. 9.1.3.2.2 Solder Stencil
    2. 9.2 Layout Example
  13. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Device Nomenclature
      2. 10.1.2 Development Support
    2. 10.2 Receiving Notification of Documentation Updates
    3. 10.3 支持资源
    4. 10.4 Trademarks
    5. 10.5 静电放电警告
    6. 10.6 术语表
  14. 11Mechanical, Packaging, and Orderable Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • PWP|28
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.7.2 Bridge Tied Load (BTL) Configuration Curves with BD Mode

Free-air room temperature 25°C (unless otherwise noted.) Measurements were made using TAS5805MEVM board and Audio Precision System 2722 with Analog Analyzer filter set to 20-kHz brickwall filter. All measurements taken with audio frequency set to 1 kHz and device PWM Modulation mode set to BD mode with Class D Bandwidth = 175kHz (Listed in Register 0x53) unless otherwise noted.

GUID-F19771C9-C978-4E62-A72C-4751A0856869-low.gif
PVDD = 5V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-35 THD+N vs Frequency
GUID-F57D1E0D-DE2E-4B9D-BB47-A70B213E0774-low.gif
PVDD = 12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-37 THD+N vs Frequency
GUID-F64CB7C2-1ECB-4141-A36E-E12157CF0B73-low.gif
PVDD = 18V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-39 THD+N vs Frequency
GUID-D071AE44-99A6-4607-A142-A0CFB2E29491-low.gif
PVDD = 18V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 8Ω
Figure 6-41 THD+N vs Frequency
GUID-F691F937-7C03-46CB-A198-33C1F24BF0D0-low.gif
PVDD = 12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-43 THD+N vs Output Power
GUID-B358276C-C212-44D3-8DE3-C54103E84C09-low.gif
PVDD = 18V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-45 THD+N vs Output Power
GUID-F84DEDFD-22C3-41D8-A63C-D4E832186589-low.gif
PVDD = 18V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 8Ω
Figure 6-47 THD+N vs Output Power
GUID-F1483051-0DB9-4B9D-A772-E7AF2C934233-low.gif
NOTE: Dashed lines represent thermally limited region for the continuous output power.
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-49 Output Power vs Supply Voltage
GUID-DEB5A466-C9B1-4E75-BC5C-E4BE6B99DCCB-low.gif
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-51 Idle Channel Noise vs Supply Voltage
GUID-73D8464F-6067-4440-9956-ED7CB28A00E5-low.gif
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-53 Efficiency vs Output Power
GUID-96F66256-93A5-434C-B195-782991D82FD1-low.gif
PVDD=12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-55 Crosstalk
GUID-C8896552-D45F-4353-ACE9-71F938718403-low.gif
PVDD = 7.4V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-36 THD+N vs Frequency
GUID-061E9B09-A782-44EE-8A6B-5A070BEA743C-low.gif
PVDD = 12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-38 THD+N vs Frequency
GUID-15A5EFB0-CFBF-4880-8744-D6068BF9DEE4-low.gif
PVDD = 12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 8Ω
Figure 6-40 THD+N vs Frequency
GUID-D7B96449-425F-47FC-ADEA-232EB1994183-low.gif
PVDD = 5V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-42 THD+N vs Output Power
GUID-855C1AB6-909A-4EDD-A3B9-10DD7E6D44D5-low.gif
PVDD = 12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-44 THD+N vs Output Power
GUID-F0013C86-5C2B-488C-9CB7-F73AB1F49BA6-low.gif
PVDD = 12V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 8Ω
Figure 6-46 THD+N vs Output Power
GUID-D6E8C00D-946C-4F36-8156-28FCDF10C7DA-low.gif
NOTE: Dashed lines represent thermally limited region for the continuous output power.
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-48 Output Power vs Supply Voltage
GUID-E4443A1A-554E-47D4-A333-5944B619BAE6-low.gif
NOTE: Dashed lines represent thermally limited region for the continuous output power.
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 8Ω
Figure 6-50 Output Power vs Supply Voltage
GUID-D6218A7B-ED48-4C9D-9C30-47C59869F7BF-low.gif
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 4Ω
Figure 6-52 Efficiency vs Output Power
GUID-05E3E449-3FC3-422A-BF76-0CD18E32DACA-low.gif
10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 8Ω
Figure 6-54 Efficiency vs Output Power
GUID-C8B6E66F-4309-41E2-8FA7-94BF97984333-low.gif
PVDD=18V 10µH+0.68µF
FSW = 768 kHz BD Modulation Load = 6Ω
Figure 6-56 Crosstalk
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |