ZHCSIC2H
October 2019 – January 2023
TAS5825M
PRODUCTION DATA
1
特性
2
应用
3
说明
4
Revision History
5
Device Comparison Table
6
Pin Configuration and Functions
7
Specifications
7.1
Absolute Maximum Ratings
7.2
ESD Ratings
7.3
Recommended Operating Conditions
7.4
Thermal Information
7.5
Electrical Characteristics
7.6
Timing Requirements
7.7
Typical Characteristics
7.7.1
Bridge Tied Load (BTL) Configuration Curves with Hybrid Modulation
7.7.2
Parallel Bridge Tied Load (PBTL) Configuration With Hybrid Modulation
7.7.3
Bridge Tied Load (BTL) Configuration Curves with BD Modulation
7.7.4
Parallel Bridge Tied Load (PBTL) Configuration With BD Modulation
8
Parameter Measurement Information
9
Detailed Description
9.1
Overview
9.2
Functional Block Diagram
9.3
Feature Description
9.3.1
Power Supplies
9.3.2
Device Clocking
9.3.3
Serial Audio Port – Clock Rates
9.3.4
Clock Halt Auto-Recovery
9.3.5
Sample Rate on the Fly Change
9.3.6
Serial Audio Port - Data Formats and Bit Depths
9.3.7
Digital Audio Processing
9.3.8
Class D Audio Amplifier
9.3.8.1
Speaker Amplifier Gain Select
9.3.8.2
Class D Loop Bandwidth and Switching Frequency Setting
9.4
Device Functional Modes
9.4.1
Software Control
9.4.2
Speaker Amplifier Operating Modes
9.4.2.1
BTL Mode
9.4.2.2
PBTL Mode
9.4.3
Low EMI Modes
9.4.3.1
Spread Spectrum
9.4.3.2
Channel to Channel Phase Shift
9.4.3.3
Multi-Devices PWM Phase Synchronization
9.4.3.3.1
Phase Synchronization With I2S Clock In Startup Phase
9.4.3.3.2
Phase Synchronization With GPIO
9.4.4
Thermal Foldback
9.4.5
Device State Control
9.4.6
Device Modulation
9.4.6.1
BD Modulation
9.4.6.2
1SPW Modulation
9.4.6.3
Hybrid Modulation
9.5
Programming and Control
9.5.1
I2 C Serial Communication Bus
9.5.2
I2 C Target Address
9.5.2.1
Random Write
9.5.2.2
Sequential Write
9.5.2.3
Random Read
9.5.2.4
Sequential Read
9.5.2.5
DSP Memory Book, Page and BQ update
9.5.2.6
Checksum
9.5.2.6.1
Cyclic Redundancy Check (CRC) Checksum
9.5.2.6.2
Exclusive or (XOR) Checksum
9.5.3
Control via Software
9.5.3.1
Startup Procedures
9.5.3.2
Shutdown Procedures
9.5.3.3
Protection and Monitoring
9.5.3.3.1
Overcurrent Limit (Cycle-By-Cycle)
9.5.3.3.2
Overcurrent Shutdown (OCSD)
9.5.3.3.3
DC Detect
9.6
Register Maps
9.6.1
CONTROL PORT Registers
10
Application and Implementation
10.1
Application Information
10.1.1
Inductor Selections
10.1.2
Bootstrap Capacitors
10.1.3
Power Supply Decoupling
10.1.4
Output EMI Filtering
10.2
Typical Applications
10.2.1
2.0 (Stereo BTL) System
10.2.2
Design Requirements
10.2.3
Detailed Design procedures
10.2.3.1
Step One: Hardware Integration
10.2.3.2
Step Two: Hardware Integration
10.2.3.3
Step Three: Software Integration
10.2.4
Application Curves
10.2.5
MONO (PBTL) Systems
10.2.6
Advanced 2.1 System (Two TAS5825M Devices)
10.2.7
Application Curves
10.3
Power Supply Recommendations
10.3.1
DVDD Supply
10.3.2
PVDD Supply
10.4
Layout
10.4.1
Layout Guidelines
10.4.1.1
General Guidelines for Audio Amplifiers
10.4.1.2
Importance of PVDD Bypass Capacitor Placement on PVDD Network
10.4.1.3
Optimizing Thermal Performance
10.4.1.3.1
Device, Copper, and Component Layout
10.4.1.3.2
Stencil Pattern
10.4.1.3.2.1
PCB footprint and Via Arrangement
10.4.1.3.2.2
Solder Stencil
10.4.2
Layout Example
11
Device and Documentation Support
11.1
Device Support
11.1.1
Device Nomenclature
11.1.2
Development Support
11.2
Receiving Notification of Documentation Updates
11.3
支持资源
11.4
Trademarks
11.5
静电放电警告
11.6
术语表
12
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RHB|32
MPQF130D
散热焊盘机械数据 (封装 | 引脚)
RHB|32
QFND029X
订购信息
zhcsic2h_oa
zhcsic2h_pm
11
Device and Documentation Support
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|