TA = 25 °C, VVDD
= 3.3 V, VBAT = PVDD = 14.4 V, RL = 4 Ω, fIN = 1 kHz,
fs = 48 kHz, fSW = 384 kHz, Output
Configuration: BTL, AES17 filter, default I2C settings, LC
Filter: 10 μH - 7G14C-100M. See Figure 10-2 (unless otherwise noted).
Figure 7-19 THD+N
vs Power - 384 kHz Figure 7-21 Output Power vs Supply Voltage - 384 kHz Figure 7-23 Efficiency vs Output Power - 4 Ω - 384 kHz (Zoomed) Figure 7-25 Efficiency vs Output Power - 2 Ω - 384 kHz Figure 7-27 Power
Dissipation vs Output Power - 2 Ω - 384 kHz Figure 7-20 THD+N
vs Frequency - 384 kHz Figure 7-22 Efficiency vs Output Power - 4 Ω - 384 kHz Figure 7-24 Power
Dissipation vs Output Power - 4 Ω - 384 kHz Figure 7-26 Efficiency vs Output Power - 2 Ω - 384 kHz (Zoomed)