ZHCSF24 May 2016 TDC7201
PRODUCTION DATA.
PIN | TYPE | DESCRIPTION | |
---|---|---|---|
NO. | NAME | ||
A1 | START1 | Input | START signal for TDC1 |
A2 | TRIGG1 | Output | Trigger output signal for TDC1 |
A3 | ENABLE | Input | Enable signal to TDC |
A4 | VREG1 | Output | LDO output terminal for external decoupling cap |
A5 | SCLK | Input | SPI clock |
B1 | STOP1 | Input | STOP signal for TDC1 |
B2 | GND1 | Ground | Ground |
B3 | INTB1 | Output | Interrupt to MCU for TDC1, active low (open drain) |
B4 | VDD1 | Power | Supply input |
B5 | CSB1 | Input | SPI chip select for TDC1, active low |
C1 | CLOCK | Input | Clock input to TDC |
C2 | DNC | — | Do not connect |
C3 | DNC | — | Do not connect |
C4 | VDD2 | Power | Supply input |
C5 | DOUT1 | Output | SPI data output for TDC1 |
D1 | START2 | Input | START signal for TDC2 |
D2 | TRIGG2 | Output | Trigger output signal for TDC2 |
D3 | INTB2 | Output | Interrupt to MCU for TDC2, active low (open drain) |
D4 | DNC | — | Do not connect |
D5 | DIN | Input | SPI data input |
E1 | STOP2 | Input | STOP signal for TDC2 |
E2 | GND2 | Ground | Ground |
E3 | DOUT2 | Output | SPI data output for TDC2 |
E4 | VREG2 | Output | LDO output terminal for external decoupling cap |
E5 | CSB2 | Input | SPI chip select for TDC2, active low |